# **MOSFET** - Power, Single P-Channel, POWERTRENCH®

-20 V, -11 A, 13 mΩ

# FDMA008P20LZ

#### **General Description**

This device is designed specifically for battery charge or load switching in cellular handset and other ultraportable applications. It features a MOSFET with low on–state resistance and zener diode protection against ESD.

The WDFN6 (MicroFET 2.05×2.05) package offers exceptional thermal performance for its physical size and is well suited to linear mode applications.

#### **Features**

- Max  $r_{DS(on)} = 13 \text{ m}\Omega$  at  $V_{GS} = -4.5 \text{ V}$ ,  $I_D = -2.5 \text{ A}$
- Max  $r_{DS(on)} = 16 \text{ m}\Omega$  at  $V_{GS} = -2.5 \text{ V}$ ,  $I_D = -1.4 \text{ A}$
- Max  $r_{DS(on)} = 20 \text{ m}\Omega$  at  $V_{GS} = -1.8 \text{ V}$ ,  $I_D = -1.0 \text{ A}$
- Max  $r_{DS(on)} = 30 \text{ m}\Omega$  at  $V_{GS} = -1.5 \text{ V}$ ,  $I_D = -0.85 \text{ A}$
- Low Profile 0.8 mm Maximum in the New Package WDFN6 (MicroFET 2.05 × 2.05 mm)
- HBM ESD Protection Level > 1 kV Typical (Note 3)
- Free from Halogenated Compounds and Antimony Oxides
- RoHS Compliant

#### MOSFET MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Pa	Ratings	Unit	
V <sub>DS</sub>	Drain to Source Voltage		-20	V
V <sub>GS</sub>	Gate to Source Voltage		±8	V
I <sub>D</sub>	Drain Current	Continuous (Note 1a)	-11	Α
		Pulsed (Note 5)	-164	
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 4)		54	mJ
P <sub>D</sub>	Power	(Note 1a)	2.4	W
	Dissipation	(Note 1b)	0.9	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		–55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


### THERMAL CHARACTERITICS


Symbol	Parameter		Ratings	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	52	°C/W
	Junction to Ambient	(Note 1b)	145	



## ON Semiconductor®

#### www.onsemi.com





WDFN6 2.05x2.05, 0.65P CASE 483AV

## MARKING DIAGRAM



&2 = Date Code

&K = Lot Code

&Z = Assembly Plant Code

008 = Specific Device Code

#### **ORDERING INFORMATION**

Device Marking	Device	Package	Shipping <sup>†</sup>
008	FDMA008P20LZ	WDFN6 (Pb-Free)	3000 Units/ Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
FF CHARACT	TERISTICS					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-20			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu A$ , referenced to 25°C		-16		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 8 \text{ V}, V_{DS} = 0 \text{ V}$			±1	μΑ
N CHARACT	ERISTICS	-				
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250 \mu A$	-0.4	-0.65	-1.4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = -250 \mu A$ , referenced to 25°C		3		mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = -4.5 \text{ V}, I_D = -2.5 \text{ A}$		10	13	mΩ
		$V_{GS} = -2.5 \text{ V}, I_D = -1.4 \text{ A}$		12	16	
		$V_{GS} = -1.8 \text{ V}, I_D = -1.0 \text{ A}$		15	20	1
		$V_{GS} = -1.5 \text{ V}, I_D = -0.85 \text{ A}$		20	30	1
		$V_{GS} = -4.5 \text{ V}, I_D = -2.5 \text{ A},$ $T_J = 125^{\circ}\text{C}$		12.8		
9FS	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_D = -2.5 \text{ A}$		26		S
YNAMIC CHA	ARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$		3131	4383	pF
C <sub>oss</sub>	Output Capacitance	f = 1 MHz		424	594	
$C_{rss}$	Reverse Transfer Capacitance	] [		386	540	1
$R_{g}$	Gate Resistance			13	25	Ω
WITCHING C	HARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -10 \text{ V}, I_D = -2.5 \text{ A},$		12	21	ns
t <sub>r</sub>	Rise Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$		17	30	1
t <sub>d(off)</sub>	Turn-Off Delay Time	] [		239	382	]
t <sub>f</sub>	Fall Time	] [		96	153	1
Qg	Total Gate Charge	$V_{GS} = -4.5 \text{ V}, V_{DD} = -10 \text{ V}, I_{D}$ = -2.5 A		28	39	nC
$Q_{gs}$	Gate to Source Gate Charge	] = -2.5 A		3.6		
$Q_gd$	Gate to Drain "Miller" Charge			6.2		
RAIN-SOUR	CE DIODE CHARACTERISTICS					
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = -2 \text{ A (Note 2)}$		-0.6	-1.2	V
		$V_{GS} = 0 \text{ V}, I_{S} = -2.5 \text{ A (Note 2)}$		-0.8	-1.3	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = -6.8 A,		28	46	ns
Q <sub>rr</sub>	Reverse Recovery Charge	di/dt = 100 A/μS		10	17	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

 R<sub>θJA</sub> is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.




a. 52 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 145 °C/W when mounted on a minimum pad of 2 oz copper


- 2. Pulse Test: Pulse Width  $< 300 \mu s$ , Duty cycle < 2.0%.
- 3. The diode connected between the gate and the source serves only as protection against ESD. No gate overvoltage rating is implied.
- 4.  $E_{AS}$  of 54 mJ is based on starting  $T_J = 25^{\circ}C$ , L = 3 mH,  $I_{AS} = 6$  A,  $V_{DD} = 20$  V,  $V_{GS} = 4.5$  V. 100% test at L = 0.1 mH,  $I_{AS} = 19$  A.
- 5. Pulsed Id please refer to Figure 10. SOA curve for more details.

#### TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)




-VDS, DRAIN TO SOURCE VOLTAGE (V)

Figure 1. On-Region Characteristics



 $T_J$ , JUNCTION TEMPERATURE (°C)

Figure 3. Normalized On–Resistance vs. Junction Temperature



-V<sub>GS</sub>, GATE TO SOURCE VOLTAGE (V)

Figure 5. Transfer Characteristics






Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage



-V<sub>GS</sub>, GATE TO SOURCE VOLTAGE (V)

Figure 4. On–Resistance vs. Gate to Source Voltage



-V<sub>SD</sub>, BODY DIODE FORWARD VOLTAGE (V)

Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

#### TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)






Figure 7. Gate Charge Characteristics



-VDS, DIVANA TO SOURCE VOLTAGE (V)






Figure 9. Unclamped Inductive Switching Capability




Figure 10. Forward Bias Safe Operating Area




Figure 11. Single Pulse Maximum Power Dissipation

# $\textbf{TYPICAL CHARACTERISTICS} \ (T_J = 25^{\circ}\text{C unless otherwise noted}) \ (continued)$




Figure 12. Junction-to-Ambient Transient Thermal Response Curve

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.


e1

**BOTTOM VIEW** 

е

E2

L5 D2 -D3 -



bbbM|C|A|B

ddd(M)

b (6X)

۲k1

L3

(4X) L 🕹

#### WDFN6 2.05X2.05, 0.65P CASE 483AV ISSUE A

**DATE 02 APR 2019** 

#### NOTES:

1. CONTROLLING DIMENSION: MILLIMETERS.

2. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.

3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.

4. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	MILLIMETERS			
5	MIN.	NOM.	MAX.	
Α	0.60	0.70	0.80	
A1	0.00	-	0.05	
A4		(0.20)		
b	0.25	0.30	0.35	
D	1.95	2.05	2.15	
D2	0.84	0.89	0.94	
D3	(0.95)			
Е	1.95	2.05	2.15	
E2	1.45	1.50	1.55	
е	0.65 BSC			
e1	1.30 BSC			
k	(0.35)			
k1		(0.45)		
L	0.18	0.28	0.38	
L3	0.25	0,30	0.35	
L4	0.55	0.60	0.65	
L5	(0.23)			
aaa	0.10			
bbb	0.10			
ccc	0.05			
ddd	0.05			
eee	0.05			

DOCUM	MENT NUMBER:	98AON13671G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
	DESCRIPTION:	WDFN6 2.05X2.05, 0.65P		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales