
















T-79-15

**NOTES:**

1. All resistors are  $\pm 0.1\%$  tolerance and all capacitors are  $\pm 10\%$  tolerance, unless otherwise specified.
2. Precautions shall be taken to prevent damage to the D.U.T. during insertion into socket and change of state of relays (i.e. disable voltage supplies, current limit  $\pm V_{CC}$ , etc.).
3. Compensation capacitors should be added as required for test circuit stability. Two general methods for stability compensation exist. One method is with a capacitor for nulling amp feedback. The other method is with a capacitor in parallel with the  $49.9\text{k}\Omega$  closed-loop feedback resistor. Both methods should not be used simultaneously. Proper wiring procedures shall be followed to prevent unwanted coupling and oscillations, etc. Loop response and

- settling time shall be consistent with the test rate such that any value has settled for at least five loop time constants before the value is measured.
4. Adequate settling time should be allowed such that each parameter has settled to within 5% of its final value.
  5. All relays are shown in the normal de-energized state.
  6. The nulling amplifier shall be a M38510/10101XXX. Saturation of the nulling amplifier is not allowed on tests where the E (Pin 5) value is measured.
  7. The load resistors  $2050\Omega$  and  $11.1\text{k}\Omega$  yield effective load resistances of  $2\text{k}\Omega$  and  $10\text{k}\Omega$  respectively.
  8. Any oscillation greater than  $300\text{mV}$  in amplitude (peak-to-peak) shall be cause for device failure.

Figure 1. Test Circuit for Static Tests

5

OPERATIONAL AMPLIFIERS/BUFFERS

T-79-15





Figure 2. Test Circuit for Transient Response and Slew Rate.



T- 79-15

**NOTES:**

1. Resistors are  $\pm 1.0\%$  and capacitors are  $\pm 10\%$ , unless otherwise specified.
2. Precaution shall be taken to prevent damage to the D.U.T. during insertion into socket and in applying power.
3. For device types 01, 02, 04 and 05, S1 is open,  $A_V = -1$  and  $V_{IN} = 10V$ .
4. For device types 03 and 06, S1 is closed,  $A_V = -5$  and  $V_{IN} = 2V$ .
5. Settling time,  $t_s$ , measured on Pin 5, is the interval during which the summing node is not nulled within the specified accuracy referred to the output.

**Figure 3. Test Circuit for Settling Time****BURN-IN**

Devices supplied by PMI have been subjected to burn-in per Method 1015 of MIL-STD-883 using test condition C with circuit shown on Figure 4 or test condition F using circuit shown on Figure 5.

**Figure 4. Test Circuit, Burn-In (Steady-State Power and Reverse Bias) and Operating Life Test****Figure 5. Accelerated Burn-In and Life Test Circuit**

5

OPERATIONAL AMPLIFIERS/BUFFERS