


RoHS*

COMPLIANT HALOGEN

FREE

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	- 200			
R _{DS(on)} (Ω)	V _{GS} = - 10 V 0.50			
Q _g (Max.) (nC)	44			
Q _{gs} (nC)	7.1			
Q _{gd} (nC)	27			
Configuration	Single			



P-Channel MOSFET

FEATURES

- Halogen-free According to IEC 61249-2-21 **Definition**
- Surface Mount
- Available in Tape and Reel
- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- P-Channel
- · Fast Switching
- Ease of Paralleling
- Compliant to RoHS Directive 2002/95/EC

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The D²PAK (TO-263) is a surface mount power package. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D²PAK (TO-263) is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application. The through-hole version (IRF9640L, SiHF9640L) is available for low-profile applications.

ORDERING INFORMATION						
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)	I ² PAK (TO-262)		
Lead (Pb)-free and Halogen-free	SiHF9640S-GE3	-	-	SiHF9640L-GE3		
Lead (Pb)-free	IRF9640SPbF	IRF9640STRLPbFa	IRF9640STRRPbFa	IRF9640LPbF		
Lead (i b)-iiee	SiHF9640S-E3	SiHF9640STL-E3a	SiHF9640STR-E3a	SiHF9640L-E3		

Note

a. See device orientation.

DADAMETED	CVMDOL	LIBAIT	LINIT		
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V_{DS}	- 200	V	
Gate-Source Voltage		V_{GS}	± 20	V	
Continuous Drain Current $V_{GS} \text{ at - 10 V} \frac{T_C = 25 ^{\circ}\text{C}}{T_C = 100 ^{\circ}\text{C}}$		L-	- 11		
Continuous Drain Current	$T_{\rm C} = 100 ^{\circ}{\rm C}$	I _D	- 6.8	Α	
Pulsed Drain Current ^a		I _{DM} - 44		7	
Linear Derating Factor		1.0	W/°C		
Linear Derating Factor (PCB Mount)e	į	0.025	VV/ C		
Single Pulse Avalanche Energy ^b	E _{AS}	700	mJ		
Avalanche Current ^a	I _{AR}	- 11	А		
Repetiitive Avalanche Energy ^a	E _{AR}	13	mJ		
Maximum Power Dissipation	T _C = 25 °C	р	125	W	
Maximum Power Dissipation (PCB Mount) ^e T _A = 25 °C		P_{D}	3.0] vv	
Peak Diode Recovery dV/dtc	dV/dt	- 5.0	V/ns		
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to + 150	°C		
Soldering Recommendations (Peak Temperature)	_	300 ^d	7		

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. V_{DD} = 50 V, starting T_J = 25 °C, L = 8.7 mH, R_g = 25 Ω , I_{AS} = 11 A (see fig. 12). c. I_{SD} < 11 A, dl/dt < 150 A/ μ s, V_{DD} < V_{DS} , V_{DS} < 150 °C.

- 1.6 mm from case.
- e. When mounted on 1" square PCB (FR-4 or G-10 material).

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRF9640S, SiHF9640S, IRF9640L, SiHF9640L

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	62		
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	40	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.0		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$		- 200	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, I _D = - 1 mA	-	- 0.20	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	V _{GS} , I _D = - 250 μA	- 2.0	-	- 4.0	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 20 V	-	-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}		- 200 V, V _{GS} = 0 V V, V _{GS} = 0 V, T _J = 125 °C	-	-	- 100 - 500	μΑ
Drain-Source On-State Resistance	R _{DS(on)}	$V_{DS} = -100$ $V_{GS} = -10 \text{ V}$			-	0.50	Ω
Forward Transconductance	9 _{fs}	+	- 50 V, I _D = - 6.6 A ^b	4.1	_	-	S
Dynamic	315	- 53					
Input Capacitance	C _{iss}			_	1200	_	
Output Capacitance	C _{oss}	1	$V_{GS} = 0 \text{ V},$ $V_{DS} = -25 \text{ V},$	-	370	-	pF
Reverse Transfer Capacitance	C _{rss}		f = 1.0 MHz, see fig. 5		81	_	"
Total Gate Charge	Qg			-	-	44	
Gate-Source Charge	Q _{gs}	V _{GS} = - 10 V	V _{GS} = - 10 V		-	7.1	nC
Gate-Drain Charge	Q _{qd}				-	27	
Turn-On Delay Time	t _{d(on)}			-	14	-	
Rise Time	t _r	V _{DD} = 1	- 100 V, I _D = - 11 A,	-	43	-]
Turn-Off Delay Time	t _{d(off)}	$R_g = 9.1 \Omega$, $R_D = 8.6 \Omega$, see fig. 10^b		-	39	-	ns -
Fall Time	t _f			-	38	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	
Internal Source Inductance	L _S			-	7.5	-	nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	Is	MOSFET symbol showing the integral reverse p - n junction diode		-	-	- 11	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	- 44	A
Body Diode Voltage	V_{SD}	T _J = 25 °C, I _S = -11 A, V _{GS} = 0 V ^b		-	-	- 5.0	V
Body Diode Reverse Recovery Time	t _{rr}	T 05.00 !	44 A -11/-14 - 400 A / - b	-	250	300	ns
Body Diode Reverse Recovery Charge	Q _{rr}	$T_J = 25 ^{\circ}\text{C}, I_F = -11 \text{A}, dI/dt = 100 \text{A/}\mu\text{s}^b$		-	2.9	3.6	μC
Forward Turn-On Time	t _{on}	Intrinsic tu	rn-on is dominated by L _S and L _D)			L _D)	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, $T_C = 25$ °C




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics, $T_C = 150$ °C






Fig. 4 - Normalized On-Resistance vs. Temperature










Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage





Fig. 8 - Maximum Safe Operating Area



 V_{DS} V_{DS} V

Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms







Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case



V_{DS}

Fig. 12a - Unclamped Inductive Test Circuit

Fig. 12b - Unclamped Inductive Waveforms






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit



· Compliment N-Channel of D.U.T. for driver





Fig. 14 - For P-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91087.






TO-263AB (HIGH VOLTAGE)







	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.06	4.83	0.160	0.190
A1	0.00	0.25	0.000	0.010
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
С	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
D	8.38	9.65	0.330	0.380

	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
D1	6.86	-	0.270	-
Е	9.65	10.67	0.380	0.420
E1	6.22	-	0.245	i
е	2.54 BSC		0.100 BSC	
Н	14.61	15.88	0.575	0.625
L	1.78	2.79	0.070	0.110
L1	-	1.65	ı	0.066
L2	-	1.78	i	0.070
L3	0.25 BSC		0.010	BSC
L4	4.78	5.28	0.188	0.208

DWG: 5970

Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).

ECN: S-82110-Rev. A, 15-Sep-08


- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.

Document Number: 91364 www.vishay.com Revision: 15-Sep-08





RECOMMENDED MINIMUM PADS FOR D²PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000