



DELIVERING HIGHEST SYSTEM
PERFORMANCE WHILE REDUCING
POWER CONSUMPTION

# THE XILINX VIRTEX-7 FPGA FAMILY: UNLEASHING PERFORMANCE AND INNOVATION WITH HIGH-DENSITY, LOW-POWER 28NM TECHNOLOGY

# ∑ The Challenge: Insatiable Bandwidth Demand

- Implementing advanced serial connectivity standards for next-generation networks
- Increasing data processing performance
- Getting products to market faster
- Meeting restricted power budgets

#### ∑ The Solution: Xilinx Virtex-7 FPGAs

- 16 x 28 Gb/s transceivers to create a singlechip FPGA solution for 400G line cards
- Up to 2M logic cell capacity for building massively parallel high-performance circuits enabled by stacked-silicon interconnect (SSI) technology
- Up to 6.7TMACS throughput enabled by advanced DSP slice architecture
- The power of programmability for rapid development, integration, and deployment
- EasyPath™-7 devices, for flexible and risk-free cost reduction
- Reduced power enabled by new 28nm High-Performance, Low-Power (HPL) process, architectural enhancements, and advanced software

# **Enabling Tomorrow's Innovations**

The Xilinx Virtex®-7 Family of FPGAs breaks through previous physical limits to enable tomorrow's innovations. A combination of ultra high-end bandwidth and capacity boosts system performance to address the most complex system requirements. The uncompromised performance is delivered as the foundation of a programmable platform, with the versatility to maximize differentiation in today's competitive markets.

# **Unprecedented Throughput**

With up to 96 advanced serial transceivers, the Virtex-7 FPGAs enable designers to build breakthrough bandwidth into next-generation communications solutions. The advanced throughput enables unprecedented advancements for network infrastructure, including the only single-FPGA solution for Nx100G and 400G optical networking.

# New Milestones in Performance

Virtex-7 FPGAs deliver up to 2 million logic cells and more than 5TMACS DSP throughput. These resources enable massively parallel data processing architectures that perform more work with each clock cycle. With up to 88 advanced serial transceivers, Virtex-7 FPGAs offer more than 4Tbps of serial bandwidth. These capabilities enable new levels of processing performance for advanced RADAR, high-performance computing, and advanced medical imaging systems.

# Exceeding Moore's Law

Xilinx pioneered SSI technology to achieve increases in capacity and performance that exceed the pace of Moore's Law. As a result, Virtex-7 FPGAs offer more than 3.5 times the capacity of the previous generation. Combined with the family's memory, DSP, and I/O resources, Virtex-7 devices establish new performance benchmarks.

#### Low Power by Design

Industry-leading 28nm HPL process technology achieves the optimum balance of performance and power for these-next generation FPGAs. Architectural enhancements further reduce I/O power consumption while increasing bandwidth. And intelligent clock-gating algorithms in Xilinx design tool software further reduce active power consumption.



# The Strength of a Scalable Optimized Architecture

All 7 series FPGA families leverage the Xilinx scalable, optimized architecture to protect IP investments and make it easy to migrate 6 series designs. With common elements including logic fabric, block RAM, DSP engines, clocking, Analog Mixed Signal (AMS) capability, and more, the scalable, optimized architecture also facilitates rapid retargeting within the 7 series. For design migrations and new projects alike, the Virtex-7 architecture dramatically reduces development times and lets designers focus on product differentiation.

#### Key Capabilities Overview

### Take Innovation to the Next Level with Highest-Capacity FPGAs

- SSI technology delivers 2 million logic cells, 85Mb block RAM, and 3,600 DSP48E1 slices for new possibilities of integration and performance
- 28nm high-κ metal gate (HKMG) HPL process reduces core power by 50%
- 0.9V core voltage option for even lower power

#### Choose Between Three Varieties of Low-Power Serial Transceivers

- 12.5 Gb/s GTX transceivers for broad support of mainstream serial protocols
- 13.1 Gb/s GTH transceivers support the 25% overhead for FEC standards for proprietary interfaces and full 10GBASE-KR compliance
- 28.05 Gb/s GTZ transceivers support next-generation optics
- Obtain assured compliance with popular standards such as 10/40/100G Ethernet, PCI Express®, OC-48, XAUI, SRIO, and HD-SDI

#### **Achieve Your Performance Targets Easily**

- Gain a 2x performance improvement: the parallelism of the FPGA architecture enables more work with each clock cycle to deliver higher performance with lower power
  - Up to 56 12.5 Gb/s transceivers
  - Up to 96 13.1 Gb/s transceivers


- Up to 16 28 Gb/s transceivers
- Up to 2 million logic cell capacity enabled by SSI technology
- Up to 85Mb block RAM for high-bandwidth data buffering
- Up to 5.3TMACS signal processing performance enabled by 3,600 DSP/18F1 clines
- Implement 1.6 Gb/s LVDS interfaces with enhanced SelectIO™ technology that reduces I/O power by up to 50%
- Build up to eight 72-bit interfaces for DDR3 memory (up to 1,866 Mbps)
- Interface to legacy devices with 3.3V-capable I/O
- Meet the most stringent timing requirements with powerful clock management tiles (CMTs) that combine a phase-locked loop (PLL) and a mixed-mode clock manager (MMCM) for high precision and low jitter clocking

#### **Bring Your Product to Market Faster**

- Achieve maximum FPGA performance with ISE® Design Suite 13
- Design faster and reduce risk with pre-verified IP cores
- Debug logic and serial interfaces quickly with the real-time verification capabilities of ChipScope™ Pro tools
- Vivado™ Design Suite

# Maximizing Productivity with Targeted Design Platforms


#### WIRED COMMUNICATIONS: 100G-400G LINE CARDS



Highest capacity and bandwidth enable the next generation of line cards to address the insatiable demand for more bandwidth.

- Be first to market with 400GE line cards with Virtex-7 HT FPGAs, the only devices to support 400G serial interfaces to CFP2 and QSFP2 modules with 16 x 28 Gb/s GTZ transceivers
- Create a 2x100G OTU4 transponder/line card by integrating two OTU-4 interfaces, Framer/MAC, Mapper and FEC/EFEC in a single Virtex-7 XT FPGA for reduced board space, power, and cost
- Build cost-reduced 100GE line cards to upgrade existing infrastructure with FPGAs that consume 50% less power and enable complex packet processing and traffic management
- Build a flexible, single-FPGA, 100G OTN muxponder/transponder/ODU switching implementation that replaces multiple ASSPs, reduces cost by 60%, and reduces power by 50%
- · Fifth-generation partial reconfiguration enables cost-effective solutions in smaller FPGAs and flexible field upgrades to support evolving standards


#### HIGH-PERFORMANCE COMPUTING SYSTEMS



Virtex-7 FPGAs enable flexible, scalable, customized high-performance computing solutions for scientific, oil and gas, financial, aerospace and defense, communications, networking, and life science applications.

- Create FPGA-based HPC platforms and in-socket accelerators
- Up to 2M logic cell capacity for massively parallel processing
- Thousands of DSP48E slices for fixed- and floating-point acceleration
- Up to 64.8Mb of integrated Block RAM to move operand and result data at Tbps bandwidths
- Support for multiple DDR3 memory subsystems for high-bandwidth data buffering
- Up to 96 high-speed serial transceivers in a single device for processor and inter-FPGA communication; PCle Gen3 support offers additional CPU interface options
- Enhanced support for QPI for low-latency, cache-coherent, high-bandwidth CPU interfaces
- 10GE support for advanced network interfaces


#### **RADAR**



Virtex-7 FPGAs reduce size, weight, power, and cost (SWaP-C) for airborne/vehicular-based radar systems. A single board with three Virtex-7 980XT FPGAs implementing a 64-channel beamformer enables portable form factor with:

- Board area reduction with high-capacity FPGAs that support 24 channels per device
- Up to a 50% power reduction compared to previous-generation FPGA
- Virtex-7 FPGA-based Targeted Design Platforms enable a superior fixed-point DSP solution
- Up to 987 GFLOPS in a single Virtex-7 980XT FPGA
- Synfora or AutoESL C-to-FPGA software
- IP for FIR, FFT, CIC, DDS, DDC, DUC, and more
- · Superior security and anti-tamper with 256-bit AES and authentication, volatile and non-volatile keying, and on-chip environmental monitoring

#### FOCUS ON DIFFERENTIATION



# Maximizing Productivity with Targeted Design Platforms

Xilinx Targeted Design Platforms are the industry's most comprehensive development kits, complete with boards, tools, IP cores, reference designs and FPGA Mezzanine Card (FMC) support. The kits enable designers to begin application development immediately and boost productivity while accelerating access to advanced functionality with pre-verified reference designs. Combined with a full-featured evaluation board and Xilinx ISE Design Suite software, the reference designs also facilitate the integration of solutions from an ecosystem of readily available third-party add-on hardware and IP.

# Take the NEXT STEP

Download the latest version of ISE Design Suite tools at www.xilinx.com/ise or the Vivado Design Suite at www.xilinx.com/vivado

For more information visit: www.xilinx.com/virtex7

#### **Corporate Headquarters**

Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA Tel: 408-559-7778

www.xilinx.com

# Europe

Xilinx Europe One Logic Drive Citywest Business Campus Saggart, County Dublin Ireland Tel: +353-1-464-0311

www.xilinx.com

#### Japan

Xilinx K.K.
Art Village Osaki Central Tower 4F
1-2-2 Osaki, Shinagawa-ku
Tokyo 141-0032 Japan
Tel: +81-3-6744-7777
japan.xilinx.com

# Asia Pacific Pte. Ltd.

Xilinx, Asia Pacific 5 Changi Business Park Singapore 486040 Tel: +65-6407-3000 www.xilinx.com



© Copyright 2012 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.