



## Main Product Characteristics

$V_{SSS}$	20V
$R_{SS(ON)} \text{ TYP}$	4.9mΩ @4.5V
	5.1mΩ @4.0V
	5.2mΩ @3.8V
	5.7mΩ @3.1V
	6.6mΩ @2.5V
$I_S$	12A



CSP



Schematic Diagram



## Features and Benefits

- Advanced MOSFET process technology
- Ideal for high efficiency switched mode power supplies
- Low on-resistance with low gate charge
- Fast switching and reverse body recovery

## Description

The GSFCP0212 utilizes the latest techniques to achieve high cell density, low on-resistance and low gate charge. Embedded with ESD diodes, this device is extremely efficient and reliable for use as a load switch and battery protection application.

## Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Max.	Unit
Source-Source Voltage	$V_{SSS}$	20	V
Gate-Source Voltage	$V_{GSS}$	$\pm 12$	V
Source Current (DC) <sup>1</sup>	$I_S$	12	A
Source Current (Pulsed) <sup>1,2</sup>	$I_{SP}$	120	A
Total Power Dissipation <sup>1</sup>	$P_T$	2.0	W
Channel Temperature Range	$T_{ch}$	+150	°C
Storage Temperature Range	$T_{STG}$	-55 To +150	°C

**Electrical Characteristics** ( $T_A=25^\circ\text{C}$  unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
<b>Static Parameters</b>						
Source-Source Breakdown Voltage	$\text{BV}_{\text{SSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=1\text{mA}$	20	-	-	V
Zero Gate Voltage Source Current	$I_{\text{SSS}}$	$V_{\text{SS}}=16\text{V}, V_{\text{GS}}=0\text{V}$	-	-	100	nA
Gate-Source Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm 10\text{V}, V_{\text{SS}}=0\text{V}$	-	-	$\pm 10$	$\mu\text{A}$
		$V_{\text{GS}}=\pm 5\text{V}, V_{\text{SS}}=0\text{V}$	-	-	$\pm 1.0$	
Gate to Source Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{SS}}=V_{\text{GS}}, I_{\text{S}}=250\mu\text{A}$	0.4	0.85	1.2	V
Static Source to Source On- Resistance	$R_{\text{SS(ON)}}$	$V_{\text{GS}}=4.5\text{V}, I_{\text{S}}=3\text{A}$	2.9	4.9	6.8	$\text{m}\Omega$
		$V_{\text{GS}}=4.0\text{V}, I_{\text{S}}=3\text{A}$	3.0	5.1	7.1	
		$V_{\text{GS}}=3.8\text{V}, I_{\text{S}}=3\text{A}$	3.1	5.2	7.3	
		$V_{\text{GS}}=3.1\text{V}, I_{\text{S}}=3\text{A}$	3.4	5.7	8.0	
		$V_{\text{GS}}=2.5\text{V}, I_{\text{S}}=3\text{A}$	4.0	6.6	9.2	
Turn-On Delay Time <sup>3</sup>	$t_{\text{d(on)}}$	$V_{\text{DD}}=10\text{V}, I_{\text{S}}=5\text{A}$ $V_{\text{GS}}=4.0\text{V}$	-	0.9	-	$\mu\text{s}$
Turn-On Rise Time <sup>3</sup>	$t_{\text{r}}$		-	2.6	-	
Turn-Off Delay Time <sup>3</sup>	$t_{\text{d(off)}}$		-	5.7	-	
Turn-Off Fall Time <sup>3</sup>	$t_{\text{f}}$		-	3.9	-	
Input Capacitance	$C_{\text{iss}}$	$V_{\text{SS}}=10\text{V}, V_{\text{GS}}=0\text{V}$ $f=1\text{KHz}$	-	2609	-	$\text{pF}$
Output Capacitance	$C_{\text{oss}}$		-	362	-	
Reverse Transfer Capacitance	$C_{\text{rss}}$		-	295	-	
Total Gate Charge <sup>3</sup>	$Q_{\text{g}}$	$V_{\text{SS}}=10\text{V}, V_{\text{GS}}=6\text{V}$ $I_{\text{S}}=8\text{A}$	-	34.7	-	$\text{nC}$
Gate 1 - Source 1 Charge <sup>3</sup>	$Q_{\text{g1s1}}$		-	5.9	-	
Gate 1 - Source 2 Charge <sup>3</sup>	$Q_{\text{g1s2}}$		-	11.8	-	
Diode Forward Voltage	$V_{\text{F(S-S)}}$	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=1\text{A}$	-	-	1	V

**Notes:**

1. Mounted on FR4 board (25.4 mm x 25.4 mm x t1.0 mm) using the minimum recommended pad size (36 $\mu\text{m}$  Copper ).
2. t=10ms, Duty Cycle  $\leq 1\%$ .
3. When FET1 is measured, G2 and S2 are short-circuited.

## Typical Electrical and Thermal Characteristic Curves




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3.  $R_{ss(on)}$  - Source Current




Figure 4.  $R_{ss(on)}$  - Gate to Source Voltage




Figure 5.  $I_F$  -  $V_F$




Figure 6.  $V_{TH}$  vs.  $T_J$

## Typical Electrical and Thermal Characteristic Curves




Figure 7. Capacitance Characteristics




Figure 8. Gate Charge Characteristics




Figure 9. Normalized Maximum Transient Thermal Impedance






Figure 10. Maximum Forward Biased Safe Operating Area

## Package Outline Dimensions (CSP)

Unit: mm



## Recommended Pad Layout



### Note:

1. Controlling dimension: in millimeters.
2. General tolerance:  $\pm 0.050\text{mm}$ .
3. The pad layout is for reference purposes only.