









SPECIFICATIONS

CUSTOMER	

SAMPLE CODE : GFOG256064B-GF

DRAWING NO. : B

DATE : 2023.03.02

CERTIFICATION: ROHS

Customer Sign	Sales Sign	Approved By	Prepared By
	GIFAR	GIFAR	GIFAR
	2023.03.02	2023.03.02	2023.03.02
	Sidney	Roger	Hazel

晶 發 科 技 股 份 有 限 公 司 GI FAR TECHNOLOGY CO., LTD.

新北市樹林區東豐街 81 號

No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C.

TEL: +886-2-8684-1188 FAX: +886-2-8684-8532

PAGE 1/26 P-18-09B









Revision Record

Data(y/m/d)	Ver.	Description	page
2010.12.21	00	New	
2020.03.23	A	修改公司抬頭及地址	
2023.03.02	В	更新公司抬頭認證圖示	
			7 ,

PAGE 2/26 P-18-09B









Contents

1.	Bas	ic Specifications4~8
	1.1	Display Specifications4
	1.2	Mechanical Specifications4
		Active Area & Pixel Construction4
	1.4	Pin Definition
	1.5	Block Diagram8
2.	Abs	olute Maximum Ratings9
3.		cs & Electrical Characteristics10~14
	3.1	Optics Characteristics10
	3.2	DC Characteristics10
	3.3	AC Characteristics11
		3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics11
		3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics12
		3.3.3 Serial Interface Timing Characteristics (4-wire SPI)13
		3.3.4 Serial Interface Timing Characteristics (3-wire SPI)14
4.		ctional Specification15~16
	4.1	Commands
	4.2	Power down and Power up Sequence
		4.2.1 Power up Sequence15
		4.2.2 Power down Sequence15
	4.3	Reset Circuit15
	4.4	Actual Application Example
5.	Kell	ability17
	5.1	Contents of Reliability Tests17
	5.2	Lifetime
	5.3	Failure Check Standard17
6.		going Quality Control Specifications18~21
		Environment Required
		Sampling Plan18
	6.3	Criteria & Acceptable Quality Level
		6.3.1 Cosmetic Check (Display Off) in Non-Active Area18
		6.3.2 Cosmetic Check (Display Off) in Active Area20
		6.3.3 Pattern Check (Display On) in Active Area21
		rage Specifications22
8.		autions When Using These OEL Display Modules23~25
		Handling Precautions23
		Storage Precautions24
		Designing Precautions24
		Precautions when disposing of the OEL display modules25
	8.5	Other Precautions25
9.	Me	chanical Drawing26



發科技股份有限公 GI FAR TECHNOLOGY CO., LTD

No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C.









1. Basic Specifications

1.1 Display Specifications

Display Mode: **Passive Matrix** 1)

Monochrome (Green / 16 Gray Scales) 2) **Display Color:**

3) Drive Duty: 1/64 Duty

1.2 Mechanical Specifications

Outline Drawing: According to the annexed outline drawing

Number of Pixels: 256 × 64 2)

 $146.00 \times 45.00 \times 2.00 \text{ (mm)}$ 3) Panel Size:


Active Area: $135.65 \times 33.89 \text{ (mm)}$

5) Pixel Pitch: 0.53×0.53 (mm)


6) Pixel Size: 0.50×0.50 (mm)

7) Weight: 27.1 (g)

1.3 Active Area & Pixel Construction



PAGE 4/26



P-18-09B



EN/AS/JISQ9100
Aerospace
AFNOR CERTIFICATION
AFNOR





1.4 Pin Definition

Pin Number	Symbol	Туре	Function
Power Supply			
26	VCI	Р	Power Supply for Operation This is a voltage supply pin. It must be connected to external source & always be equal to or higher than VDD & VDDIO.
25	VDD	P	Power Supply for Core Logic Circuit This is a voltage supply pin. It can be supplied externally (within the range of 2.4~2.6V) or regulated internally from VCI. A capacitor should be connected between this pin & VSS under all circumstances.
24	VDDIO	Р	Power Supply for I/O Pin This pin is a power supply pin of I/O buffer. It should be connected to VCI or external source. All I/O signal should have VIH reference to VDDIO. When I/O signal pins (BS0~BS1, D0~D7, control signals) pull high, they should be connected to VDDIO.
2	VSS	P	Ground of Logic Circuit This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground.
3, 29	VCC	Р	Power Supply for OEL Panel These are the most positive voltage supply pin of the chip. They must be connected to external source.
5, 28	VLSS	Р	Ground of Analog Circuit These are the analog ground pins. They should be connected to VSS externally.
Driver			
22	IREF	I	Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and VSS. Set the current lower than 10uA.
4	VCOMH	Р	Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. A tantalum capacitor should be connected between this pin and VSS.
27	VSL	Р	Voltage Output Low Level for SEG Signal This is segment voltage reference pin. When external VSL is not used, this pin should be left open. When external VSL is used, this pin should connect with resistor and diode to ground.
Testing Pads			
21	FR	0	Frame Frequency Triggering Signal This pin will send out a signal that could be used to identify the driver status. Nothing should be connected to this pin. It should be left open individually.

PAGE 5/26 P-18-09B









1.4 Pin Definition (Continued)

Pin Number	Symbol	I/O	Fu	nction		
Interface	1					
			Communicating Protocol Se These pins are MCU inte following table:		ection input	. See the
10	BCO			BS0	BS1	
16 17	BS0 BS1	- 1	3-wire SPI	1	0	
			4-wire SPI	0	0	
		1	8-bit 68XX Parallel	1	1	
			8-bit 80XX Parallel	0	1	
20	RES#		Power Reset for Controller and This pin is reset signal initialization of the chip is e	input. V		pin is low,
19	CS#	1	Chip Select This pin is the chip select MCU communication only			
18	D/C#	I	Data/Command Control This pin is Data/Comman pulled high, the input at D When the pin is pulled to transferred to the con relationship to MCU interf Timing Characteristics Dia	7~D0 is troow, the in mand reface signal grams.	eated as di put at D7~ egister.	splay data. D0 will be For detail
14	E/RD#	I	Read/Write Enable or Read This pin is MCU interface 68XX-series microprocess Enable (E) signal. Read/withis pin is pulled high and twhen connecting to an receives the Read (RD#) initiated when this pin is pulled when serial mode is selected VSS.	e input. Nor, this pin write operathe CS# is 80XX-mic signal. Dulled low ar	n will be un ation is init pulled low. croprocesso ata read ond CS# is p	sed as the iated when or, this pin operation is bulled low.
15	R/W#	I	Read/Write Select or Write This pin is MCU interface 68XX-series microproces: Read/Write (R/W#) selecti for read mode and pull it to When 80XX interface mod Write (WR#) input. Data this pin is pulled low and th When serial mode is select to VSS.	sor, this on input. "Low" for le is select write oper ne CS# is peted, this p	pin will be Pull this powrite mode ed, this pin ation is initiculled low.	e used as in to "High" e. will be the iated when
6~13	D7~D0	I/O	Host Data Input/Output Bus These pins are 8-bit bi-dire to the microprocessor's d selected, D1 will be the se be the serial clock input S0 Unused pins must be con serial mode.	ectional dat ata bus. erial data in CLK.	When seri	al mode is and D0 will

PAGE 6/26 P-18-09B









1.4 Pin Definition (Continued)

Pin Number	Symbol	I/O	Function			
Reserve						
			Reserved Pin			
23	N.C.	-	The N.C. pin between function pins are reserved for			
			compatible and flexible design.			
			Reserved Pin (Supporting Pin)			
1, 30	N.C. (GND)		The supporting pins can reduce the influences from			
1, 30	N.C. (GND)	_ ک	stresses on the function pins. These pins must be			
			connected to external ground.			

PAGE 7/26 P-18-09B








No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C.

1.5 Block Diagram



MCU Interface Selection: BS0 and BS1

Pins connected to MCU interface: D7~D0, E/RD#, R/W#, D/C#, CS#, and RES#

C1, C3, C5: 0.1µF

C2, C4: 4.7μF

C6: 20μF

C7: 1μF

C8: 4.7uF / 25V Tantalum Capacitor

R1: $910k\Omega$, R1 = (Voltage at IREF – VSS) / IREF

R2: 50Ω , 1/4W

D1: ≤1.4V, 0.5W

PAGE 8/26 P-18-09B











Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Operation	VcI	-0.3	4	V	1, 2
Supply Voltage for Logic	V _{DD}	-0.5	2.75	V	1, 2
Supply Voltage for I/O Pins	V_{DDIO}	-0.5	V _{CI}	V	1, 2
Supply Voltage for Display	Vcc	-0.5	16	V	1, 2
Operating Current for Vcc	Icc	-	80	mA	1, 2
Operating Temperature	Тор	-30	70	°C	-
Storage Temperature	T _{STG}	-40	80	°C	-
Supply Voltage for Operation	Vcı	-0.3	4	V	1, 2

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

> P-18-09B PAGE 9/26



EN/AS/JISQ 9100
Aerospace
AFNOR CERTIFICATION





3. Optics & Electrical Characteristics

3.1 Optics Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness	L _{br}	With Polarizer (Note 3)	60	80	-	cd/m ²
C.I.E. (Green)	(x) (y)	Without Polarizer	0.27 0.58	0.31 0.62	0.35 0.66	
Dark Room Contrast	CR		-	>2000:1	-	
View Angle			>160	_	-	degree

^{*} Optical measurement taken at $V_{CI} = 2.8V$, $V_{CC} = 15V$. Software configuration follows Section 4.4 Initialization.

3.2 DC Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage for Operation	Vcı		2.4	2.8	3.5	V
Supply Voltage for Logic	V _{DD}		2.4	2.5	2.6	V
Supply Voltage for I/O Pins	V _{DDIO}		1.65	1.8	Vcı	V
Supply Voltage for Display	Vcc	Note 3	14.5	15	15.5	V
High Level Input	V _{IH}		0.8×Vodio	-	V_{DDIO}	V
Low Level Input	VıL		0		0.2×Vodio	V
High Level Output	Vон	I _{out} = 100μA, 3.3MHz	0.9×V	-	V _{DDIO}	V
Low Level Output	Vol	lout = 100μA, 3.3MHz	0	-	0.1×Vodo	V
Operating Current for Vc	lcı		-	1.8	2.25	mA
		Note 4	-	39.8	49.8	mA
Operating Current for Vcc	Icc	Note 5	-	64.0	80.0	mA
Sleep Mode Current for Vci	ICI, SLEEP		-	1	5	μΑ
Sleep Mode Current for Vcc	ICC, SLEEP		-	1	5	μΑ

Note 3:Brightness (L_{br}) and Supply Voltage for Display (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

Note 4: $V_{CI} = 2.8V$, $V_{CC} = 15V$, 50% Display Area Turn on.

Note 5: $V_{CI} = 2.8V$, $V_{CC} = 15V$, 100% Display Area Turn on.

PAGE 10/26 P-18-09B

^{*} Software configuration follows Section 4.4 Initialization.










No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C.

3.3 AC Characteristics

3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	ns
tas	Address Setup Time	10	-	ns
t _{AH}	Address Hold Time	0	-	ns
tosw	Write Data Setup Time	40	-	ns
tohw	Write Data Hold Time	7	-	ns
t DHR	Read Data Hold Time	20	-	ns
tон	Output Disable Time	-	70	ns
tacc	Access Time	-	140	ns
PWcsl	Chip Select Low Pulse Width (Read)	120		20
FVVCSL	Chip Select Low Pulse Width (Write)	60	_	ns
DW	Chip Select High Pulse Width (Read)	60		20
PWcsh	Chip Select High Pulse Width (Write)	60	_	ns
t R	Rise Time	-	15	ns
t _F	Fall Time	-	15	ns

^{*} $(V_{DD} - V_{SS} = 2.4V \text{ to } 2.6V, V_{DDIO} = 1.6V, V_{CI} = 2.8V, T_a = 25^{\circ}C)$



PAGE 11/26 P-18-09B










3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	ns
tas	Address Setup Time	10	-	ns
t AH	Address Hold Time	0	-	ns
tosw	Write Data Setup Time	40	-	ns
tohw	Write Data Hold Time	7	-	ns
t _{DHR}	Read Data Hold Time	20	-	ns
tон	Output Disable Time	-	70	ns
tacc	Access Time	-	140	ns
t _{PWLR}	Read Low Time	150	-	ns
t pwLw	Write Low Time	60	-	ns
t pwhr	Read High Time	60	-	ns
tpwhw	Write High Time	60	-	ns
tcs	Chip Select Setup Time	0	-	ns
tсsн	Chip Select Hold Time to Read Signal	0	-	ns
tcsf	Chip Select Hold Time	20	-	ns
t R	Rise Time	-	15	ns
t _F	Fall Time	-	15	ns

^{* (}V_{DD} - V_{SS} = 2.4V to 2.6V, V_{DDIO} = 1.6V, V_{CI} = 2.8V, T_a = 25°C)



PAGE 12/26 P-18-09B











3.3.3 Serial Interface Timing Characteristics: (4-wire SPI)

Symbol	Description	Min	Max	Unit
tcycle	Clock Cycle Time	100	-	ns
tas	Address Setup Time	15	-	ns
tан	Address Hold Time	15	-	ns
tcss	Chip Select Setup Time	20	-	ns
tсsн	Chip Select Hold Time	10	-	ns
tosw	Write Data Setup Time	15	-	ns
t _{DHW}	Write Data Hold Time	15	-	ns
tclkl	Clock Low Time	20	-	ns
tclkh	Clock High Time	20	-	ns
t _R	Rise Time	-	15	ns
t _F	Fall Time	-	15	ns

^{*} $(V_{DD} - V_{SS} = 2.4V \text{ to } 2.6V, V_{DDIO} = 1.6V, V_{CI} = 2.8V, T_a = 25^{\circ}C)$





PAGE 13/26 P-18-09B








No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C.

3.3.4 Serial Interface Timing Characteristics: (3-wire SPI)

Symbol	Description	Min	Max	Unit
tcycle	Clock Cycle Time	100	-	ns
tas	Address Setup Time	15	-	ns
tан	Address Hold Time	15	-	ns
tcss	Chip Select Setup Time	20	-	ns
tсsн	Chip Select Hold Time	10	-	ns
tosw	Write Data Setup Time	15	-	ns
t _{DHW}	Write Data Hold Time	15	-	ns
tclkl	Clock Low Time	20	-	ns
tclkh	Clock High Time	20	-	ns
t _R	Rise Time	-	15	ns
t _F	Fall Time	-	15	ns

^{*} $(V_{DD} - V_{SS} = 2.4V \text{ to } 2.6V, V_{DDIO} = 1.6V, V_{CI} = 2.8V, T_a = 25^{\circ}C)$



PAGE 14/26 P-18-09B



科技股份有限公







Functional Specification

4.1. Commands


Refer to the Technical Manual for the SSD1322

4.2 Power down and Power up Sequence


To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.


4.2.1 Power up Sequence:

- 1. Power up Vci & VDDIO
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up Vcc
- 6. Delay 100ms (When Vcc is stable)
- 7. Send Display on command



- 1. Send Display off command
- 2. Power down Vcc
- 3. Delay 100ms (When Vcc is reach 0 and panel is completely discharges)
- Power down Vci & VDDIO





4.3 Reset Circuit

When RES# input is low, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 480×128 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
- 4. Display start line is set at display RAM address 0
- Column address counter is set at 0
- 6. Normal scan direction of the COM outputs
- 7. Contrast control registers is set at 7Fh

P-18-09B PAGE 15/26



發科技股份有限公 No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C.








4.4 Actual Application Example

Command usage and explanation of an actual example

<Initialization>



If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

> P-18-09B PAGE 16/26



EN/AS/JISQ 9100
Aerospace
AFNOR CERTIFICATION
AF







5.1 Contents of Reliability Tests

Item	Conditions	Criteria	
High Temperature Operation	70°C, 240 hrs		
Low Temperature Operation	-30°C, 240 hrs	The operational	
High Temperature Storage	80°C, 240 hrs		
Low Temperature Storage	-40°C, 240 hrs	functions work.	
High Temperature/Humidity Storage	60°C, 90% RH, 120 hrs		
Thermal Charle	-40°C ⇔ 85°C, 24 cycles		
Thermal Shock	60 mins dwell		

^{*} The samples used for the above tests do not include polarizer.

5.2 Lifetime

End of lifetime is specified as 50% of initial brightness reached.

Parameter	Min	Max	Unit	Condition	Notes
Operating Life Time	40,000		hr	80 cd/m ² , 50% Checkerboard	6

Note 6: The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

5.3 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.

PAGE 17/26 P-18-09B

^{*} No moisture condensation is observed during tests.



科技股份有限公









6. Outgoing Quality Control Specifications

6.1 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

 23 ± 5 °C Temperature:

Humidity: 55 ± 15 %RH

Fluorescent Lamp: 30W

Distance between the Panel & Lamp: \geq 50 cm

Distance between the Panel & Eyes of the Inspector: \geq 30 cm

Finger glove (or finger cover) must be worn by the inspector.

Inspection table or jig must be anti-electrostatic.

6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

6.3 Criteria & Acceptable Quality Level

Partition	AQL	Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)

6.3.1 Cosmetic Check (Display Off) in Non-Active Area

Check Item	Classification	Criteria
Panel General Chipping	Minor	X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge)

P-18-09B PAGE 18/26





6.3.2 Cosmetic Check (Display Off) in Non-Active Area (Continued)

Check Item	Classification	Criteria
Panel Crack	Minor	Any crack is not allowable.
Cupper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage	Minor	
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Terminal Lead Prober Mark	Acceptable	
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any

PAGE 19/26 P-18-09B










6.3.2 Cosmetic Check (Display Off) in Active Area


It is recommended to execute in clear room environment (class 10k) if actual in necessary.

Check Item	Classification	Criteria
Any Dirt & Scratch on Polarizer's Protective Film	Acceptable	Ignore for not Affect the Polarizer
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	$W \le 0.1$ Ignore $W > 0.1, L \le 2$ $n \le 1$ $L > 2$ $n = 0$
Dirt, Black Spot, Foreign Material, (On Polarizer)	Minor	Φ ≤ 0.1 Ignore $ 0.1 < Φ ≤ 0.25 n ≤ 1 $ $ 0.25 < Φ n = 0$
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	Φ ≤ 0.5 → Ignore if no Influence on Display 0.5 < Φ n = 0
Fingerprint, Flow Mark (On Polarizer)	Minor	Not Allowable

^{*} Protective film should not be tear off when cosmetic check.

** Definition of W & L & Φ (Unit: mm): $\Phi = (a + b) / 2$





PAGE 20/26 P-18-09B







6.3.3 Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-uniform	Major	

PAGE 21/26 P-18-09B




EN/AS/JISQ 9100
Aerospace
AFNOR CERTIFICATION
AFNOR CERTIFICATION
AFNOR CERTIFICATION





7. Package Specifications



Item			Quantity
Holding Trays	(A)	15	per Primary Box
Total Trays	(B)	16	per Primary Box (Including 1 Empty Tray)
Primary Box	(C)	1~4	per Carton (4 as Major / Maximum)

PAGE 22/26 P-18-09B









No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C

8. Precautions When Using These OEL Display Modules


8.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- * Water
- * Ketone
- * Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the LSI chips and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OEL display

PAGE 23/26 P-18-09B









No. 81, Dongfeng St, Shulin District, 238034, New Taipei City, Taiwan, R.O.C.

module.

Be careful since static electricity may be generated when exfoliating the protective film.

- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

8.2 Storage Precautions

- 1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high humidity environment or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Univision Technology Inc.)
 - At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

8.3 Designing Precautions

- The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: SSD1322
 - * Connection (contact) to any other potential than the above may lead to rupture of the IC.

PAGE 24/26 P-18-09B









8.4 Precautions when disposing of the OEL display modules

 Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

8.5 Other Precautions

1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.

Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored.

Also, there will be no problem in the reliability of the module.

- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the COF
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

PAGE 25/26 P-18-09B









9. Mechanical Drawing

