SCLS450G - DECEMBER 1999 - REVISED APRIL 2005

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 11 ns at 5 V
- Support Mixed-Mode Voltage Operation on All Ports
- Schmitt-Trigger Circuitry on \overline{A} , B, and \overline{CLR} Inputs for Slow Input Transition Rates
- **Overriding Clear Terminates Output Pulse**
- **Glitch-Free Power-Up Reset on Outputs**



Ioff Supports Partial-Power-Down Mode Operation

- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



NC - No internal connection

description/ordering information

ORDERING INFORMATION

Τ _Α	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube of 40	SN74LV221AD	11/0044
	SOIC – D	Reel of 2500	SN74LV221ADR	LV221A
	SOP – NS	Reel of 2000	SN74LV221ANSR	74LV221A
4000 to 0500	SSOP – DB	Reel of 2000	SN74LV221ADBR	LV221A
–40°C to 85°C		Tube of 90	SN74LV221APW	
	TSSOP – PW	Reel of 2000	SN74LV221APWR	LV221A
		Reel of 250	SN74LV221APWT	
	TVSOP – DGV	Reel of 2000	SN74LV221ADGVR	LV221A
	CDIP – J	Tube of 25	SNJ54LV221AJ	SNJ54LV221AJ
–55°C to 125°C	CFP – W	Tube of 150	SNJ54LV221AW	SNJ54LV221AW
	LCCC – FK	Tube of 55	SNJ54LV221AFK	SNJ54LV221AFK

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameter



SCLS450G - DECEMBER 1999 - REVISED APRIL 2005

description/ordering information (continued)

The 'LV221A devices are dual multivibrators designed for 2-V to 5.5-V V_{CC} operation. Each multivibrator has a negative-transition-triggered (\overline{A}) input and a positive-transition-triggered (\overline{B}) input, either of which can be used as an inhibit input.

These edge-triggered multivibrators feature output pulse-duration control by three methods. In the first method, the A input is low and the B input goes high. In the second method, the B input is high and the A input goes low. In the third method, the \overline{A} input is low, the B input is high, and the clear (\overline{CLR}) input goes high.

The output pulse duration is programmable by selecting external resistance and capacitance values. The external timing capacitor must be connected between Cext and Rext/Cext(positive) and an external resistor connected between Rext/Cext and VCC. To obtain variable pulse durations, connect an external variable resistor between R_{ext}/C_{ext} and V_{CC} . The output pulse duration also can be reduced by taking \overline{CLR} low.

Pulse triggering occurs at a particular voltage level and is not related directly to the transition time of the input pulse. The A, B, and CLR inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.

Once triggered, the outputs are independent of further transitions of the \overline{A} and B inputs and are a function of the timing components, or the output pulses can be terminated by the overriding clear. Input pulses can be of any duration relative to the output pulse. Output pulse duration can be varied by choosing the appropriate timing components. Output rise and fall times are TTL compatible and independent of pulse duration. Typical triggering and clearing sequences are illustrated in the input/output timing diagram.

The variance in output pulse duration from device to device typically is less than $\pm 0.5\%$ for given external timing components. An example of this distribution for the 'LV221A is shown in Figure 8. Variations in output pulse duration versus supply voltage and temperature are shown in Figure 5.

During power up, Q outputs are in the low state, and \overline{Q} outputs are in the high state. The outputs are glitch free, without applying a reset pulse.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

Pin assignments are identical to those of the 'AHC123A and 'AHCT123A devices, so the 'LV221A can be substituted for those devices not using the retrigger feature.

For additional application information on multivibrators, see the application report Designing With The SN74AHC123A and SN74AHCT123A, literature number SCLA014.



SCLS450G - DECEMBER 1999 - REVISED APRIL 2005

			NCTION ch multiv)
	INPUTS		OUTI	PUTS	
CLR	Ā	В	Q	Q	FUNCTION
L	Х	Х	L	Reset	
н	Н	Х	L	н	Inhibit
н	Х	L	L	Н	Inhibit
н	L	\uparrow	л	U	Outputs enabled
н	\downarrow	Н	л	U	Outputs enabled
^†	L	Н	Л	U	Outputs enabled

[†] This condition is true only if the output of the latch formed by the NAND gate has been conditioned to the logic 1 state prior to CLR going high. This latch is conditioned by taking either A high or B low while CLR is inactive (high).

logic diagram, each multivibrator (positive logic)



input/output timing diagram





SCLS450G - DECEMBER 1999 - REVISED APRIL 2005

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Output voltage range in power-off state, V_O (see Note 1) $-0.5 V$ to 7 VInput clamp current, I_{IK} ($V_I < 0$) -20 mA Output clamp current, $I_O (V_O < 0)$ -50 mA Continuous output current, I_O ($V_O = 0$ to V_{CC}) $\pm 25 \text{ mA}$ Continuous current through V_{CC} or GND $\pm 50 \text{ mA}$ Package thermal impedance, θ_{JA} (see Note 3): D package $73^{\circ}C/W$ DB package $82^{\circ}C/W$ DGV package $120^{\circ}C/W$ NS package $64^{\circ}C/W$ PW package temperature range, T_{stg} $-65^{\circ}C$ to $150^{\circ}C$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 5.5 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS450G - DECEMBER 1999 - REVISED APRIL 2005

recommended operating conditions (see Note 4)

			SN54LV221A		SN74L	V221A	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		$V_{CC} = 2 V$	1.5		1.5		
	Literation of the second second	V_{CC} = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
VIH	High-level input voltage	V_{CC} = 3 V to 3.6 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
		V_{CC} = 4.5 V to 5.5 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		$V_{CC} = 2 V$		0.5		0.5	
Ma		V_{CC} = 2.3 V to 2.7 V		$V_{CC} imes 0.3$		$V_{CC} \times 0.3$	V
VIL	Low-level input voltage	V_{CC} = 3 V to 3.6 V		$V_{CC} imes 0.3$		$V_{CC} \times 0.3$	V
		V_{CC} = 4.5 V to 5.5 V		V _{CC} ×0.3		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	Vcc	0	VCC	V
		$V_{CC} = 2 V$		-50		-50	μΑ
1		V_{CC} = 2.3 V to 2.7 V	5	-2		-2	
ЮН	High-level output current	V_{CC} = 3 V to 3.6 V	20	-6		-6	mA
		V_{CC} = 4.5 V to 5.5 V	4	-12		-12	
		$V_{CC} = 2 V$		50		50	μΑ
	Level and a stand assumed	V_{CC} = 2.3 V to 2.7 V		2		2	
IOL	Low-level output current	V_{CC} = 3 V to 3.6 V		6		6	mA
		V_{CC} = 4.5 V to 5.5 V		12		12	
D	Eutomal timina vesistavas	$V_{CC} = 2 V$	5k		5k		0
R _{ext}	External timing resistance	$V_{CC} \ge 3 V$	1k		1k		Ω
C _{ext}	External timing capacitance		No res	striction	No res	triction	pF
Δt/ΔV _{CC}	Power-up ramp rate		1		1		ms/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS450G – DECEMBER 1999 – REVISED APRIL 2005

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

_				SN54	4LV221A		SN74	LV221A	1	LINUT
P/	ARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.1			
		I _{OH} = -2 mA	2.3 V	2			2			
VOH		I _{OH} = -6 mA	3 V	2.48			2.48			V
		I _{OH} = -12 mA	4.5 V	3.8			3.8			
		l _{OL} = 50 μA	2 V to 5.5 V			0.1			0.1	
		I _{OL} = 2 mA	2.3 V			0.4			0.4	V
VOL		I _{OL} = 6 mA	3 V		h,	0.44			0.44	V
		I _{OL} = 12 mA	4.5 V		'VI	0.55			0.55	
	R _{ext} /C _{ext} †	$V_{I} = 5.5 V \text{ or GND}$	2 V to 5.5 V		24	±2.5			±2.5	
lj –			0		~	±1			±1	μA
	A, B, and CLR	$V_I = 5.5 V \text{ or GND}$	0 to 5.5 V	"10		±1			±1	
ICC	Quiescent	$V_I = V_{CC} \text{ or } GND, I_O = 0$	5.5 V	20		20			20	μA
			2.3 V	Q		220			220	
	Active state	$V_{I} = V_{CC}$ or GND,	3 V			280			280	
ICC	(per circuit)	$R_{ext}/C_{ext} = 0.5 V_{CC}$	4.5 V			650			650	μA
			5.5 V			975			975	
I _{off}		$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$	0						5	μΑ
~			3.3 V		1.9			1.9		- 5
Ci		$V_{I} = V_{CC}$ or GND	5 V		1.9			1.9		pF

[†] This test is performed with the terminal in the off-state condition.

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			T _A = 2	5°C	SN54LV221A	SN74L	/221A	
			MIN	MAX	MIN MAX	MIN	MAX	UNIT
	Dulas duration	CLR	6		6.5	6.5		
ťw	Pulse duration	A or B trigger	6		6,5	6.5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 25	5°C	SN54LV221A	SN74L\	/221A	
			MIN	MAX	MIN MAX	MIN	MAX	UNIT
	Dulas duration	CLR	5		3	5		
ťw	Pulse duration	A or B trigger	5		5	5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C	SN54LV221A	SN74LV221A	
			MIN MA	MIN MAX	MIN MAX	UNIT
	Delas desetias	CLR	5	S	5	
τ _W	Pulse duration	A or B trigger	5	\$5	5	ns



SCLS450G - DECEMBER 1999 - REVISED APRIL 2005

	characteristics				free-air	temperature	range,
$V_{CC} = 2.5$ V	$\prime \pm$ 0.2 V (unless o	otherwis	se noted) (see Fig	gure 1)		-	-

00	•		73		-						
	FROM	то	TEST	T,	₄ = 25°C	;	SN54L	/221A	SN74L	/221A	
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	A or B	Q or Q			14.6*	31.4*	1*	37*	1	37	
^t pd	CLR	Q or Q	C _L = 15 pF		13.2*	25*	1*	29.5*	1	29.5	ns
	CLR trigger	Q or Q			15.2*	33.4*	1*	39*	1	39	
	A or B	Q or Q			16.7	36	1	42	1	42	
^t pd	CLR	Q or Q	C _L = 50 pF		15	32.8	1	34.5	1	34.5	ns
	CLR trigger	Q or Q			17.4	38	1	44	1	44	
			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 k\Omega$		203	260	2000	320		320	ns
_{tw} †		Q or \overline{Q}	$\begin{array}{l} C_L = 50 \text{ pF},\\ C_{ext} = 0.01 \mu\text{F},\\ R_{ext} = 10 k\Omega \end{array}$	90	100	110	9 0	110	90	110	μs
			$\begin{array}{l} C_L = 50 \text{ pF},\\ C_{ext} = 0.1 \mu\text{F},\\ R_{ext} = 10 k\Omega \end{array}$	0.9	1	1.1	0.9	1.1	0.9	1.1	ms
Δt_w^{\ddagger}			C _L = 50 pF		±1						%

* On products compliant to MIL-PRF-38535, this parameter is not production tested. † t_W = Pulse duration at Q and \overline{Q} outputs ‡ Δt_W = Output pulse-duration variation (Q and \overline{Q}) between circuits in same package

switching	characteristics	over	recommended	operating	free-air	temperature	range,
	/ \pm 0.3 V (unless o					•	•

	FROM	то	TEST	T	Δ = 25°C	;	SN54L	/221A	SN74L	V221A	
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	A or B	Q or \overline{Q}			10.2*	20.6*	1*	24*	1	24	
^t pd	CLR	Q or \overline{Q}	C _L = 15 pF		9.3*	15.8*	1*	18.5*	1	18.5	ns
	CLR trigger	Q or Q			10.6*	22.4*	1*	26*	1	26	
	A or B	Q or Q			11.8	24.1	1	27.5	1	27.5	
^t pd	CLR	Q or \overline{Q}	C _L = 50 pF		10.6	19.3	1	22	1	22	ns
	CLR trigger	Q or Q			12.3	25.9	1	29.5	1	29.5	
			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 k\Omega$		186	240	ODUCY	300		300	ns
_{tw} †		Q or \overline{Q}	$\begin{array}{c} C_L = 50 \text{ pF},\\ C_{ext} = 0.01 \mu\text{F},\\ R_{ext} = 10 k\Omega \end{array}$	90	100	110	9 0	110	90	110	μs
			$\begin{array}{l} C_L = 50 \text{ pF},\\ C_{ext} = 0.1 \mu\text{F},\\ R_{ext} = 10 k\Omega \end{array}$	0.9	1	1.1	0.9	1.1	0.9	1.1	ms
Δt_W^{\ddagger}			C _L = 50 pF		±1						%

* On products compliant to MIL-PRF-38535, this parameter is not production tested. † t_W = Pulse duration at Q and \overline{Q} outputs ‡ Δt_W = Output pulse-duration variation (Q and \overline{Q}) between circuits in same package



SCLS450G - DECEMBER 1999 - REVISED APRIL 2005

switching characteristics over recommended operating free-air temperature V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1) range,

	FROM	то	TEST CONDITIONS	T,	∖ = 25°C	;	SN54L	/221A	SN74LV221A		
PARAMETER	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	A or B	Q or \overline{Q}			7.1*	12*	1*	14*	1	14	
^t pd	CLR	Q or Q	C _L = 15 pF		6.5*	9.4*	1*	11*	1	11	ns
	CLR trigger	Q or Q	1		7.3*	12.9*	1*	15*	1	15	
	A or B	Q or \overline{Q}			8.2	14	1	16	1	16	
^t pd	CLR	Q or Q	C _L = 50 pF		7.4	11.4	1	13	1	13	ns
	CLR trigger	Q or Q			8.6	14.9	1	17	1	17	
			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 k\Omega$		171	200	^{LON} QO	240		240	ns
_{tw} †		Q or \overline{Q}	$\begin{array}{c} C_L = 50 \text{ pF},\\ C_{ext} = 0.01 \mu\text{F},\\ R_{ext} = 10 k\Omega \end{array}$	90	100	110	90	110	90	110	μs
			$\begin{array}{l} C_L = 50 \text{ pF},\\ C_{ext} = 0.1 \mu\text{F},\\ R_{ext} = 10 k\Omega \end{array}$	0.9	1	1.1	0.9	1.1	0.9	1.1	ms
Δt_w^{\ddagger}			C _L = 50 pF		±1						%

* On products compliant to MIL-PRF-38535, this parameter is not production tested. † $t_W =$ Pulse duration at Q and \overline{Q} outputs ‡ $\Delta t_W =$ Output pulse-duration variation (Q and \overline{Q}) between circuits in same package

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	NDITIONS	VCC	TYP	UNIT
0		0 50 - 5		3.3 V	50	_
Cpd	Power dissipation capacitance	C _L = 50 pF,	f = 10 MHz	5 V	51	pF



SCLS450G - DECEMBER 1999 - REVISED APRIL 2005



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- C. The outputs are measured one at a time, with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SCLS450G - DECEMBER 1999 - REVISED APRIL 2005

APPLICATION INFORMATION

caution in use

To prevent malfunctions due to noise, connect a high-frequency capacitor between V_{CC} and GND, and keep the wiring between the external components and Cext and Rext/Cext terminals as short as possible.

power-down considerations

Large values of C_{ext} can cause problems when powering down the 'LV221A because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor can discharge from V_{CC} through the protection diodes at pin 2 or pin 14. Current through the input protection diodes must be limited to 30 mA; therefore, the turn-off time of the V_{CC} power supply must not be faster than $t = V_{CC} \times C_{ext}/30$ mA. For example, if $V_{CC} = 5$ V and $C_{ext} = 15$ pF, the V_{CC} supply must turn off no faster than $t = (5 \text{ V}) \times (15 \text{ pF})/30$ mA = 2.5 ns. Usually, this is not a problem because power supplies are heavily filtered and cannot discharge at this rate. When a more rapid decrease of V_{CC} to zero occurs, the 'LV221A can sustain damage. To avoid this possibility, use external clamping diodes.

output pulse duration

The output pulse duration, t_w , is determined primarily by the values of the external capacitance (C_T) and timing resistance (R_T). The timing components are connected as shown in Figure 2.



Figure 2. Timing-Component Connections

The pulse duration is given by:

 $t_w = K \times R_T \times C_T$

if C_T is ≥ 1000 pF, K = 1.0

or

if C_T is < 1000 pF, K can be determined from Figure 7

where:

t_w = pulse duration in ns

 R_T = external timing resistance in k Ω

C_T = external capacitance in pF

K = multiplier factor

Equation 1 and Figure 3 or 4 can be used to determine values for pulse duration, external resistance, and external capacitance.



(1)

SCLS450G - DECEMBER 1999 - REVISED APRIL 2005

APPLICATION INFORMATION[†]





[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



SCLS450G - DECEMBER 1999 - REVISED APRIL 2005

APPLICATION INFORMATION[†]



Median tw - Output Pulse Duration



99% of Data Units

[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LV221AD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV221A	Samples
SN74LV221ADG4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV221A	Samples
SN74LV221ADGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV221A	Samples
SN74LV221ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV221A	Samples
SN74LV221ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV221A	Samples
SN74LV221APW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV221A	Samples
SN74LV221APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV221A	Samples
SN74LV221APWT	ACTIVE	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV221A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV221A :

Automotive : SN74LV221A-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV221ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV221ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV221ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV221APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV221APWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

27-Jul-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV221ADGVR	TVSOP	DGV	16	2000	853.0	449.0	35.0
SN74LV221ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LV221ANSR	SO	NS	16	2000	853.0	449.0	35.0
SN74LV221APWR	TSSOP	PW	16	2000	853.0	449.0	35.0
SN74LV221APWT	TSSOP	PW	16	250	853.0	449.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated