

# 0.3A/0.6A Half-Bridge Gate Driver

### **General Description**

The RT7020 is a high-voltage gate driver IC with dual outputs. The IC, together with an external bootstrap network, drives dual N-MOSFETs or IGBTs in a half-bridge configuration with input voltage rail up to 600V.

The IC is equipped with a "common-mode dV/dt noise canceling technique" to provide high dV/dt immunity which enables stable operation under high dV/dt noise circumstances. Two Under-Voltage Lockout (UVLO) functions continuously monitor the bias voltages on VCC and BOOT-to-LX for preventing malfunction when the bias voltages are lower than the specified threshold voltages. A dead time control prevents shoot-through of the external power MOSFETs. The logic level of the PWM signal input pins are compatible with standard TTL logic level for ease of interfacing with controlling devices.

### **Applications**

- PDP Scan Driver
- Fluorescent Lamp Ballast


DS7020-00 October 2013

- SMPS
- Motor Driver

### **Features**

- Floating Channel Designed for Bootstrap Operation with Input Voltage up to 600V
- 300mA/600mA Sourcing/Sinking Current
- High dV/dt Immunity: ±50V/ns
- V<sub>CC</sub> and V<sub>BOOT-LX</sub> Supply Range from 10V to 20V
- Under-Voltage Lockout Functions for Both Channels
- Matched Propagation Delays Between Both Channels
- TTL Compatible Logic Input
- Internal Dead-Time Setting
- High-Side Output In-Phase with HIN Input Signal
- Low-Side Output Out of Phase with LIN Input Signal
- RoHS Compliant and Halogen Free

### **Ordering Information**




#### Note:

Richtek products are:

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

### **Simplified Application Circuit**



Copyright ©2013 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

www.richtek.com



# **Marking Information**

RT7020GS

RT7020 **GSYMDNN**  RT7020GS: Product Number


YMDNN: Date Code


RT7020GN

RichTek RT7020 **GNYMDNN**  RT7020GN: Product Number

YMDNN: Date Code

# **Pin Configurations**






### **Functional Pin Description**

Pin No.		Pin Name	Pin Function	
SOP-8	DIP-8	riii Naiiie	First direction	
1	1	VCC	Supply Voltage Input.	
2	2	HIN	Logic Input for High-Side Gate Driver.	
3	3	LIN	Logic Input for Low-Side Gate Driver.	
4	4	GND	Logic Ground and Low-Side Driver Return.	
5	5	LGATE	Low-Side Driver Output.	
6	6	LX	Return for High-Side Gate Driver.	
7	7	UGATE	High-Side Driver Output.	
8	8	воот	Bootstrap Supply for High-Side Gate Driver.	



### **Function Block Diagram**



### **Operation**

The RT7020 is a high-voltage gate driver for driving high-side and low-side MOSFETs in a half-bridge configuration. The RT7020 uses ultra high voltage device and floating well to allow UGATE to drive external MOSFET operating up to 600V. When the HIN voltage is above the logic-high threshold, the UGATE voltage goes to turn on the external MOSFET. When the HIN voltage is below the logic-low threshold, the MOSFET is turned off.

The operating behavior of the LGATE, controlled by the LIN pin, is like the behavior of the UGATE.

### **Under-Voltage Lockout (UVLO) Function**

When the VCC or BOOT-to-LX voltage is lower than the UVLO threshold, the UGATE and LGATE output will be disabled.

#### **Pulse Generator**

The pulse generator is used to transmit the HIN input signal to the UGATE driver.

#### **Dead-Time Control**

The dead-time control function is designed to prevent the high-side and low-side MOSFETs form shoot-through.



### **Absolute Maximum Ratings** (Note 1)

VCC Supply Voltage, V <sub>CC</sub>	-0.3 to 25V
• LX to GND	-0.3V to 625V
• BOOT to LX, V <sub>BOOT-LX</sub>	-0.3V to 25V
• UGATE to LX	$-0.3$ V to $V_{BOOT-LX}$ + $0.3$ V
• LGATE to GND	$-0.3V$ to $V_{CC}$ + $0.3V$
• HIN, LIN to GND	$-0.3V$ to $V_{CC}$ + $0.3V$
Allowable LX Voltage Slew Rate, dV <sub>LX</sub> /dt	-50V/ns to 50V/ns
• Power Dissipation, P <sub>D</sub> @ T <sub>A</sub> = 25°C	
SOP-8	0.53W
DIP-8	0.74W
Package Thermal Resistance (Note 2)	
SOP-8, θ <sub>JA</sub>	188°C/W
DIP-8, $\theta_{JA}$	134.9°C/W
• Junction Temperature	150°C
• Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	–65°C to 150°C
Recommended Operating Conditions (Note 3)	
VCC Supply Voltage, V <sub>CC</sub>	10V to 20V
• BOOT-to-LX, V <sub>BOOT-LX</sub>	10V to 20V
• LX to GND	0 to 600V
• UGATE to LX	0 to $V_{\text{BOOT-LX}}$

• LGATE to GND ----- 0 to V<sub>CC</sub> • HIN, LIN to GND ----- 0 to V<sub>CC</sub>

• Junction Temperature Range ----- --- -40°C to 125°C • Ambient Temperature Range ----- --- -40°C to 85°C

#### **Electrical Characteristics**

(Vcc = V<sub>BOOT - LX</sub> = 15V, T<sub>A</sub> = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
V <sub>CC</sub> Under-Voltage Lockout Threshold (On)	V <sub>THON_VCC</sub>		9	10.5	12	V
V <sub>BOOT – LX</sub> Under-Voltage Lockout Threshold (On)	V THON_BOOT		9	10.5	12	V
V <sub>CC</sub> Under-Voltage Lockout Threshold (Off)	V THOFF_VCC		8	9.5	11	V
V <sub>BOOT – LX</sub> Under-Voltage Lockout Threshold (Off)	V <sub>THOFF_BOOT</sub>		8	9.5	11	V
V <sub>CC</sub> Under-Voltage Lockout Hysteresis	V <sub>HYS_</sub> vcc			1		V
V <sub>BOOT – LX</sub> Under-Voltage Lockout Hysteresis	V <sub>HYS_BOOT</sub>			1		V

www.richtek.com



Parameter		Symbol	Test Conditions		Тур	Max	Unit
LX Leakage Current		I <sub>LK</sub>	$V_{BOOT} = V_{LX} = 600V$			50	μА
VCC Quiescent Current		I <sub>Q_VCC</sub>			220	400	μΑ
BOOT-to-LX Quiescent Current		I <sub>Q_BOOT-LX</sub>			100	200	μА
VCC Operating C	Current	I <sub>P_VCC</sub>				600	μΑ
BOOT-to-LX Operating Current		I <sub>P_BOOT-LX</sub>	Frequency = 20kHz, UGATE = LGATE = Open			600	μА
HIN, LIN	Logic-High	V <sub>IH</sub>					V
Input Voltage	Logic-Low	V <sub>IL</sub>				0.8	
UGATE, LGATE Output Voltage	High-Level	Voн	Sinking Current = 2mA,  VBOOT - VUGATE, VCC - VLGATE  Sinking Current = 2mA, VUGATE-LX,  VLGATE		50	200	m)/
	Low-Level	V <sub>OL</sub>			20	100	- mV
HIN Input	Logic-High	I <sub>IN+</sub>	HIN = VCC, LIN = GND		2	10	
Current	Logic-Low	I <sub>IN</sub> _	HIN = GND, LIN = VCC	-1			μΑ
UGATE and LGATE Sourcing Current		I <sub>O+</sub>	UGATE = LX, LGATE = GND, Current pulse width < 10 µs, Low duty		290		mA
UGATE and LGATE Sinking Current		I <sub>O</sub> _	UGATE = LX, LGATE = GND, Current pulse width < 10 µs, Low duty		600		IIIA

#### **Dynamic Electrical Characteristics (Note 4)**


(V<sub>CC</sub> = V<sub>BOOT - LX</sub> = 15V, LX = GND, C<sub>L</sub> = 1000pF, T<sub>A</sub> = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions		Тур	Max	Unit
Turn-on Delay	toN			680	820	ns
Turn-off Delay	toff	$V_{LX} = 0 \text{ or } 600V \text{ (Note 5)}$		150	300	ns
Turn-on Rising Time	t <sub>R</sub>			70	170	ns
Turn-off Falling Time	tF			35	90	ns
Dead-Time	t <sub>Dead</sub>			520	650	ns

- **Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2.  $\theta_{JA}$  is measured at  $T_A = 25^{\circ}C$  on a high effective thermal conductivity four-layer test board per JEDEC 51-7.
- Note 3. The device is not guaranteed to function outside its operating conditions.
- Note 4. Please refer to the Timing Diagram and Dynamic Waveforms in the Application Information.
- **Note 5.** Turn-off Delay for  $V_{LX}$  = 600V is guaranteed by design.





# **Typical Application Circuit**








# **Typical Operating Characteristics**


















Copyright ©2013 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.














































































### **Application Information**

### **Timing Diagram and Dynamic Waveforms**

Figure 1 is the RT7020 input/output timing diagram, and Figure 2 is a definition of dynamic characteristics. You can know those definitions and the relationship between input and output from these figures. For example :  $t_{\text{ON}}$ ,  $t_{\text{OFF}}$ ,  $t_{\text{R}}$ ,  $t_{\text{F}}$ ...




Figure 1. Input/Output Timing Diagram




Figure 2. Dynamic Electrical Characteristics Definition

#### Deadtime, t<sub>Dead</sub>

To avoid the simultaneous conduction of high-side and low-side power switches cause shoot through, the switching operation of the IC control circuit introduces a deadtime function. In the deadtime period, even if the input sends another power switch conduction signal, the control circuit will remain closed drive state. Figure 3 illustrates the definition of deadtime and the relationship between the high-side and low-side gate signals.




Figure 3. Deadtime Definition

# Matched Propagation Delays between Both Channels

Because the IC internal level shifter circuit causes the propagation delay of the high-side output signal, shown in Figure 4. The RT7020 adds a propagation delay matching circuit in the low-side logic circuit, so that high-side and low-side output signals approximately synchronization.




Figure 4. Propagation Delay Matching Circuit

#### **Thermal Considerations**

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

 $P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$ 

Copyright ©2013 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS7020-00 October 2013

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance,  $\theta_{JA}$ , is layout dependent. For SOP-8 package, the thermal resistance, θ<sub>JA</sub>, is 188°C/W on a standard JEDEC 51-7 four-layer thermal test board. For DIP-8 package, the thermal resistance,  $\theta_{JA}$ , is 134.9°C/ W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at  $T_A = 25^{\circ}C$  can be calculated by the following formula:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (188^{\circ}C/W) = 0.53W$  for SOP-8 package

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (134.9^{\circ}C/W) = 0.74W$  for DIP-8 package

The maximum power dissipation depends on the operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance,  $\theta_{JA}$ . The derating curve in Figure 5 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 5. Derating Curve of Maximum Power Dissipation

#### **Layout Consideration**

A proper PCB layout for power supply can reduce unnecessary waveform noise and electromagnetic interference problems to ensure proper system operation, please refer to the following PCB layout considerations:

- For the high voltage and high current loop layout of power supply should be as thick and short. Avoid excessive layout generated parasitic inductance and resistors to cause significant noise.
- In order to shorten the length of IC layout, you need to consider the relative placement for IC and the power switches. It is recommended that the power switches placed in a symmetrical manner, and the IC close to high-side and low-side elements.
- In order to reduce the noise coupling, it is recommended that the ground layout should not be placed under or near the high voltage floating side.
- ▶ The layout between high-side and low-side power switches should be thick and straight, avoiding the formation of long loops. Too long distance will increase the loop area, and electromagnetic interference suppression capabilities would be affected. However, too short distance may cause overheating situation. It is necessary to consider the most appropriate way.
- Refer to typical application circuit, the VCC capacitor (C1), BOOT to LX capacitor (CBOOT), and bootstrap diode (D<sub>BOOT</sub>) need to be placed as close to the IC as possible to minimize parasitic inductance and resistance. The  $C_{BOOT}$  selected range is from  $0.1\mu F$  to  $0.47\mu F$ , and the VCC capacitor (C1) is greater than ten times CBOOT. It is recommended to use fast or ultra fast reverse recovery time bootstrap diode D<sub>BOOT</sub>.
- ▶ In Figure 5, the LX pin voltage drop can be improved by adding  $R_{LX}$  ( $R_{LX} = 1$  to  $10\Omega$ ), because the dv/dt is affected by (R<sub>LX</sub> + R<sub>UGATE</sub>).




Figure 5. LX Pin Resister

- If the gate current loop opens circuit for some factors, at this time, the current flows through the gate loop via the power MOSFET drain-to-gate parasitic capacitor. The current will charge the gate-to-source parasitic capacitor to result in power MOSFET wrong action. The power switches can be damaged or burned out, the resisters (about least 10kΩ) are connected between the gate and source pin can prevent malfunction of the power switches.
- ➤ The selection of larger parasitic capacitor power switch or gate resister may result in too long turn-off time making the high-side and low-side power switches shoot through. In order to prevent the situation, reverse parallel with diodes (D<sub>UGATE</sub> & D<sub>LGATE</sub>) in the R<sub>UGATE</sub> and R<sub>LGATE</sub> (shown in Figure 6), providing a fast discharge path for the power switches in a short time to complete the closing operation.





Figure 6. Reverse Parallel with Diodes




## **Outline Dimension**



Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
	Min	Max	Min	Max	
Α	4.801	5.004	0.189	0.197	
В	3.810	3.988	0.150	0.157	
С	1.346	1.753	0.053	0.069	
D	0.330	0.508	0.013	0.020	
F	1.194	1.346	0.047	0.053	
Н	0.170	0.254	0.007	0.010	
I	0.050	0.254	0.002	0.010	
J	5.791	6.200	0.228	0.244	
М	0.400	1.270	0.016	0.050	

8-Lead SOP Plastic Package





Ob. al	Dimensions	In Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	3.700	4.320	0.146	0.170	
A1	0.381	0.710	0.015	0.028	
A2	3.200	3.600	0.126	0.142	
b	0.360	0.560	0.014	0.022	
b1	1.143	1.778	0.045	0.070	
D	9.050	9.550	0.356	0.376	
Е	6.200	6.600	0.244	0.260	
E1	7.620	8.255	0.300	0.325	
е	2.540		0.1	00	
L	3.000	3.600	0.118	0.142	

8-Lead DIP Plastic Package

### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.