

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



8-Mbit (512 K × 16) Static RAM

Features

- Temperature ranges
 □ -40 °C to 125 °C
- High speed□ t_{AA} = 15 ns
- Low active power
 □ I_{CC} = 120 mA at 67 MHz
- Low CMOS standby power
 □ I_{SB2} = 20 mA
- 2.0-V data retention
- Automatic power-down when deselected
- Transistor-transistor logic (TTL)-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in Pb-free 44-pin thin small outline package (TSOP) II.

Functional Description

The CG7480AT is a high performance CMOS Static RAM organized as 512 K words by 16 bits.


To write to the device, take Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte LOW Enable (BLE) is LOW, then data from I/O pins (I/O $_0$ –I/O $_7$), is written into the location specified on the address pins (A $_0$ –A $_1$ 8). If Byte HIGH Enable (BHE) is LOW, then data from I/O pins (I/O $_8$ –I/O $_1$ 5) is written into the location specified on the address pins (A $_0$ –A $_1$ 8).

To read from the device, take Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte LOW Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins appears on I/O₀–I/O₇. If Byte HIGH Enable ($\overline{\text{BHE}}$) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the Truth Table on page 11 for a complete description of read and write modes.

The input/output pins (I/O $_0$ –I/O $_{15}$) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or a write operation (CE LOW, and WE LOW) is in progress.

The CG7480AT is available in a 44-pin TSOP II package with center power and ground (revolutionary) pinout.

Logic Block Diagram





Contents


Pin Configuration	3
Selection Guide	
Maximum Ratings	4
Operating Range	4
DC Electrical Characteristics	
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	
Data Retention Waveform	
AC Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	16
Cypress Developer Community	16
Technical Support	



Pin Configuration

Figure 1. 44-pin TSOP II pinout (Top View) [1]



Selection Guide

Description	-15	Unit
Maximum access time	15	ns
Maximum operating current	120	mA
Maximum CMOS standby current	20	mA

Note
1. NC pins are not connected on the die.



Maximum Ratings

Exceeding the maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage temperature-65 °C to +150 °C Ambient temperature with power applied–55 °C to +125 °C Supply voltage on V_{CC} to relative GND $^{[2]}$ –0.5 V to +4.6 V

DC input voltage [2]	–0.3 V to V _{CC} + 0.3 V
Current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>200 mA

Operating Range

Device Ambient Temperature		V _{CC}	Speed
CG7480AT	–40 °C to +125 °C	$3.3~V\pm0.3~V$	15 ns

DC Electrical Characteristics

Over the Operating Range

Doromotor	Description	Test Conditions	-	-15		
Parameter	Description	rest Conditions	Min	Max	Unit	
V _{OH}	Output HIGH voltage	Min V_{CC} , $I_{OH} = -4.0 \text{ mA}$	2.4	_	V	
V_{OL}	Output LOW voltage	Min V_{CC} , I_{OL} = 8.0 mA	-	0.4	V	
V _{IH} ^[2]	Input HIGH voltage		2.0	V _{CC} + 0.3	V	
V _{IL} [2]	Input LOW voltage		-0.3	0.8	V	
I _{IX}	Input leakage current	$GND \le V_{IN} \le V_{CC}$	-5	+5	μА	
I_{OZ}	Output leakage current	$GND \le V_{OUT} \le V_{CC}$, Output Disabled	-5	+5	μА	
I _{CC}	V _{CC} operating supply current	$Max V_{CC}, f = f_{MAX} = 1/t_{RC}$	_	120	mA	
I _{SB1}	Automatic CE power down current – TTL inputs		_	60	mA	
I _{SB2}	Automatic CE Power Down Current – CMOS Inputs	Max V_{CC} , $\overline{CE} \ge V_{CC} - 0.3 \text{ V}$, $V_{IN} \ge V_{CC} - 0.3 \text{ V}$ or $V_{IN} \le 0.3 \text{ V}$, $f = 0$	_	20	mA	

Document Number: 001-73191 Rev. *A

Note 2. $V_{IL(min)}$ = -2.0 V and $V_{IH(max)}$ = V_{CC} + 2.0 V for pulse durations of less than 20 ns.



Capacitance


Parameter [3]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	12	pF
C _{OUT}	I/O capacitance		12	pF

Thermal Resistance


Parameter [3]	Description	Test Conditions	TSOP II Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	51.43	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		15.8	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms $^{[4]}$







Notes

- Tested initially and after any design or process changes that may affect these parameters.
 AC characteristics (except High-Z) are tested using the load conditions shown in Figure 2 (a). High-Z characteristics are tested for all speeds using the test load shown in Figure 2 (c).




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions ^[5]	Min	Max	Unit
V_{DR}	V _{CC} for Data Retention		2.0	ı	V
I _{CCDR}	Data Retention Current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$ $V_{IN} \ge V_{CC} - 0.3 \text{ V} \text{ or } V_{IN} \le 0.3 \text{ V}$	_	20	mA
t _{CDR} ^[6]	Chip Deselect to Data Retention Time	$V_{\text{IN}} \ge V_{\text{CC}} - 0.3 \text{ V or } V_{\text{IN}} \le 0.3 \text{ V}$	0	-	ns
t _R ^[6]	Operation Recovery Time		t _{RC}	_	ns

Data Retention Waveform

Figure 3. Data Retention Waveform



<sup>No inputs may exceed V_{CC} + 0.3 V.
Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC}(min) ≥ 50 μs or stable at V_{CC}(min) ≥ 50 μs.</sup>



AC Switching Characteristics

Over the Operating Range

Parameter [7]	Description	-	15	11!4
Parameter 113	Description	Min	Max	Unit
Read Cycle				
t _{power} ^[8]	V _{CC} (typical) to the First Access	100	_	μS
t _{RC}	Read Cycle Time	15	_	ns
t _{AA}	Address to Data Valid	-	15	ns
t _{OHA}	Data Hold from Address Change	3	_	ns
t _{ACE}	CE LOW to Data Valid	-	15	ns
t _{DOE}	OE LOW to Data Valid	-	7	ns
t _{LZOE}	OE LOW to Low-Z	0	_	ns
t _{HZOE}	OE HIGH to High-Z [9, 10]	-	7	ns
t _{LZCE}	CE LOW to Low-Z [10]	3	_	ns
t _{HZCE}	CE HIGH to High-Z [9, 10]	_	6	ns
t _{PU}	CE LOW to Power Up	0	_	ns
t _{PD}	CE HIGH to Power Down	_	15	ns
t _{DBE}	Byte Enable to Data Valid	-	7	ns
t _{LZBE}	Byte Enable to Low-Z	0	_	ns
t _{HZBE}	Byte Disable to High-Z	-	7	ns
Write Cycle [11	, 12]	<u>.</u>		•
t _{WC}	Write Cycle Time	15	_	ns
t _{SCE}	CE LOW to Write End	10	_	ns
t _{AW}	Address Setup to Write End	10	_	ns
t _{HA}	Address Hold from Write End	0	_	ns
t _{SA}	Address Setup to Write Start	0	_	ns
t _{PWE}	WE Pulse Width	10	_	ns
t _{SD}	Data Setup to Write End	7	_	ns
t _{HD}	Data Hold from Write End	0	_	ns
t _{LZWE}	WE HIGH to Low-Z [10]	3	_	ns
t _{HZWE}	WE LOW to High-Z [9, 10]	-	7	ns
t _{BW}	Byte Enable to End of Write	10	_	ns

- 7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.

 8. t_{POWER} gives the minimum amount of time that the power supply must be at typical V_{CC} values until the first memory access can be performed.

 9. t_{HZOE}, t_{HZDE}, t_{HZDE} and t_{HZWE} are specified with a load capacitance of 5 pF as in part (d) of Figure 2 on page 5.Transition is measured when the outputs enter a
- 10. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, t_{HZDE} is less than t_{LZWE}, and t_{HZWE} is less than t_{LZWE} for any device.
 11. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data setup and hold timing must refer to the leading edge of the signal that terminates the write.
 12. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.



Switching Waveforms

Figure 4. Read Cycle No. 1 [13, 14]





Figure 5. Read Cycle No. 2 (OE Controlled) [14, 15]



Notes

^{13. &}lt;u>Device</u> is continuously selected. \overline{OE} , $\overline{CE} = V_{|L}$, \overline{BHE} , \overline{BLE} , or both = $V_{|L}$.

^{14.} WE is HIGH for Read cycle.

^{15.} Address valid before or coincident with \overline{CE} transition LOW.



Switching Waveforms(continued)

Figure 6. Write Cycle No. 1 (CE Controlled) [16, 17]





Figure 7. Write Cycle No. 2 (BLE or BHE Controlled)




^{16.} Data I/O is high-impedance if OE, or BHE, BLE, or both = V_{IH}.

17. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



Switching Waveforms(continued)

Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [18]



Note

^{18.} The minimum pulse width for Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled and $\overline{\text{OE}}$ LOW) should be sum of t_{HZWE} and t_{SD} .



Truth Table

CE	OE	WE	BLE	BHE	I/O ₀ –I/O ₇	I/O ₈ –I/O ₁₅	Mode	Power
Н	Χ	Χ	Χ	Х	High-Z	High-Z	Power Down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I _{CC})
L	L	Н	L	Н	Data Out	High-Z	Read Lower Bits Only	Active (I _{CC})
L	L	Н	Н	L	High-Z	Data Out	Read Upper Bits Only	Active (I _{CC})
L	Х	L	L	L	Data In	Data In	Write All Bits	Active (I _{CC})
L	Х	L	L	Н	Data In	High-Z	Write Lower Bits Only	Active (I _{CC})
L	Х	L	Н	L	High-Z	Data In	Write Upper Bits Only	Active (I _{CC})
L	Н	Н	Х	Х	High-Z	High-Z	Selected, Outputs Disabled	Active (I _{CC})
L	Х	Х	Н	Н	High-Z	High-Z	Selected, Outputs Disabled	Active (I _{CC})




Ordering Information

Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at www.cypress.com/products or contact your local sales representative. Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Spee (ns)	Ordering Code	Package Diagram		Operating Range
15	CG7480AT	51-85087	44-pin TSOP II (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions





Package Diagrams

Figure 9. 44-pin TSOP II Package Outline, 51-85087



51-85087 *E



Acronyms

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
SOJ	Small Outline J-lead
TSOP	Thin Small Outline Package

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mV	millivolt
mW	milliwatt
ns	nanosecond
ppm	parts per million
pF	picofarad
V	volt
W	watt



Document History Page

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	3389929	TAVA	01/18/2012	New data sheet.
*A	4333695	VINI	04/04/2014	Updated Switching Waveforms: Added Note 18 and referred the same note in Figure 8. Updated Package Diagrams: spec 51-85087 – Changed revision from *D to *E.
				Updated in new template.
				Completing Sunset Review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2012-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.