




ASNT5012-PQC DC-17Gbps High Sensitivity D-Type Flip-Flop

- High-speed broadband D-Type Flip-Flop for data retiming with full rate clock
- Sensitive input data buffer with increased common-mode voltage range to support sampling applications
- Exhibits low jitter and limited temperature variation over industrial temperature range
- 8ps set-up/hold time capability
- 89% clock phase margin for retiming of data input eye
- Fully differential CML input interfaces
- Fully differential CML output interface with 400mV single-ended swing
- Single +3.3V or -3.3V power supply
- Power consumption: 465mW
- Fabricated in SiGe for high performance, yield, and reliability
- Standard MLF/QFN 24-pin package



DESCRIPTION




Fig. 1. Functional Block Diagram

The temperature stable ASNT5012-PQC SiGe IC provides broadband data retiming functionality, and is intended for use in high-speed measurement / test equipment. The IC shown in Fig. 1 can sample a high-speed data signal dp/dn with a full-rate external clock cp/cn to create a full-rate retimed NRZ data output outp/outn.

The data input buffer is designed to have increased input signal sensitivity, and is able to operate over a wider range of input common mode (CM) voltages. The part's I/O's support the CML logic interface with on chip 50 Ω termination to vcc, and may be used differentially, AC/DC coupled, single-ended, or in any combination (see also POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance.

POWER SUPPLY CONFIGURATION

The part can operate with either a negative supply (vcc = 0.0V = ground and vee = -3.3V), or a positive supply (vcc = +3.3V and vee = 0.0V = ground). In case of a positive supply, all I/Os need AC termination when connected to any devices with 50 Ω termination to ground. Different PCB layouts will be needed for each different power supply combination.



All the characteristics detailed below assume $V_{CC} = 0.0V$ and $V_{EE} = -3.3V$.

ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 1 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground (assumed V_{CC}).

Table 1. Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply Voltage (V_{EE})		-3.6	V
Power Consumption		0.51	W
RF Input Voltage Swing (SE)		1.0	V
Case Temperature		+90	$^{\circ}C$
Storage Temperature	-40	+100	$^{\circ}C$
Operational Humidity	10	98	%
Storage Humidity	10	98	%

TERMINAL FUNCTIONS

TERMINAL			DESCRIPTION
Name	No.	Type	
High-Speed I/Os			
dp	20	CML input	Differential data inputs with internal SE 50 Ω termination to V_{CC}
dn	22		
cp	2	CML input	Differential clock inputs with internal SE 50 Ω termination to V_{CC}
cp	4		
outp	10	CML output	Differential data outputs with internal SE 50 Ω termination to V_{CC} . Require external SE 50 Ω termination to V_{CC}
outn	8		
Supply and Termination Voltages			
Name	Description		Pin Number
vcc	Positive power supply (+3.3V or 0)		1, 3, 5, 7, 9, 11, 13, 14, 15, 16, 17, 19, 21, 23
vee	Negative power supply (0V or -3.3V)		6, 12, 18, 24



ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
General Parameters					
v _{ee}	-3.1	-3.3	-3.5	V	±6%
v _{cc}		0.0		V	External ground
I _{vee}		140		mA	
Power consumption		465		mW	
Junction temperature	-25	50	125	°C	
Input Data (dp/dn)					
Data rate	DC		17	Gbps	
SE swing	25	300	800	mV	Peak-to-peak
CM voltage level	v _{cc} -1.2	v _{cc} -0.3	v _{cc}	V	
Input Clock (cp/cn)					
Frequency	0.1		17	GHz	
Swing	50	300	800	mV	Peak-to-peak
CM voltage level	v _{cc} -0.8	v _{cc} -0.3	v _{cc}	V	
Duty cycle	40	50	60	%	
Clock phase margin	86	88	90	%	For reliable data latching
HS Output Data (outp/outn)					
Data rate	DC		17	Gbps	
Logic "1" level		v _{cc}		V	
Logic "0" level		v _{cc} -0.4		V	With external 50Ωm DC termination
Rise/Fall times			22	ps	20%-80%
Output Jitter			10	ps	Peak-to-peak

PACKAGE INFORMATION

The chip die is housed in a standard 24-pin QFN package shown in Fig. 2. It is recommended that the center heat slug located on the back side of the package is soldered to the v_{ee} plain that is ground for the positive supply or power for the negative supply.

The part's identification label is ASNT5012-PQC. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per 2011/65/EU for all ten substances.




Fig. 2. QFN 24-Pin Package Drawing (All Dimensions in mm)



REVISION HISTORY

Revision	Date	Changes
3.4.2	02-2020	Updated Package Information
3.3.2	07-2019	Updated Letterhead
3.3.1	03-2017	Updated Description section Updated Power Supply Configuration section Updated Terminal functions section Revised Electrical Characteristics section
3.2.1	02-2013	Revised title Revised package information
3.1.1	01-2013	Revised maximum speed
3.0.1	01-2013	Revised package pin out drawing Revised functional block diagram Added power supply configuration Added absolute maximum ratings Revised terminal functions Revised electrical characteristics Added package information and mechanical drawing Format correction
2.0	07-2009	Revised electrical characteristics
1.0	02-2008	First release