



<b>V<sub>DSS</sub></b>	<b>100</b>	<b>V</b>
<b>R<sub>DS(on)</sub> max (@ V<sub>GS</sub> = 10V)</b>	<b>16.4</b>	<b>mΩ</b>
<b>Q<sub>g</sub> (typical)</b>	<b>13</b>	<b>nC</b>
<b>R<sub>g</sub> (typical)</b>	<b>2.0</b>	<b>Ω</b>
<b>I<sub>D</sub> (@T<sub>C(Bottom)</sub> = 25°C)</b>	<b>34</b>	<b>A</b>



### Applications

- Primary Switch for High Frequency 48V/60V Telecom DC-DC Power Supplies
- Secondary Side Synchronous Rectifier

### Features

Low R <sub>DS(on)</sub> (<16.4mΩ)
Low Charge (typical 13nC)
Low Thermal Resistance to PCB (<3.4°C/W)
Low Profile (<0.9 mm)
Industry-Standard Pinout
Compatible with Existing Surface Mount Techniques
RoHS Compliant, Halogen-Free
MSL1, Industrial Qualification

### Benefits

Lower Conduction Losses
Low Switching Losses
Enable better thermal dissipation
Increased Power Density
Multi-Vendor Compatibility
Easier Manufacturing
Environmentally Friendlier
Increased Reliability

results in  
⇒

Base part number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRFHM7194TRPbF	PQFN 3.3mm x 3.3mm	Tape and Reel	4000	IRFHM7194TRPbF

### Absolute Maximum Ratings

	Parameter	Max.	Units
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	V
I <sub>D</sub> @ T <sub>A</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	9.3	A
I <sub>D</sub> @ T <sub>C(Bottom)</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	34	
I <sub>D</sub> @ T <sub>C(Bottom)</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	21	
I <sub>DM</sub>	Pulsed Drain Current ①	95	
P <sub>D</sub> @ T <sub>A</sub> = 25°C	Power Dissipation ⑤	2.8	W
P <sub>D</sub> @ T <sub>C(Bottom)</sub> = 25°C	Power Dissipation ⑤	37	
	Linear Derating Factor ⑤	0.022	W/°C
T <sub>J</sub>	Operating Junction and	-55 to + 150	°C
T <sub>STG</sub>	Storage Temperature Range		

Notes ① through ⑤ are on page 8

**Static @ T<sub>J</sub> = 25°C (unless otherwise specified)**


	Parameter	Min.	Typ.	Max.	Units	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	100	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250µA
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	—	48	—	mV/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	—	13.7	16.4	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 20A ③
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.0	—	3.6	V	
ΔV <sub>GS(th)</sub>	Gate Threshold Voltage Coefficient	—	-5.5	—	mV/°C	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 50µA
I <sub>DSS</sub>	Drain-to-Source Leakage Current	—	—	1.0	µA	V <sub>DS</sub> = 80V, V <sub>GS</sub> = 0V
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	—	—	100	nA	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage	—	—	-100	nA	V <sub>GS</sub> = -20V
g <sub>fs</sub>	Forward Transconductance	45	—	—	S	V <sub>DS</sub> = 25V, I <sub>D</sub> = 20A
Q <sub>g</sub>	Total Gate Charge	—	13	19	nC	
Q <sub>gs1</sub>	Pre-V <sub>th</sub> Gate-to-Source Charge	—	1.8	—		V <sub>DS</sub> = 50V
Q <sub>gs2</sub>	Post-V <sub>th</sub> Gate-to-Source Charge	—	0.9	—		V <sub>GS</sub> = 10V
Q <sub>gd</sub>	Gate-to-Drain Charge	—	4.3	—		I <sub>D</sub> = 20A
Q <sub>godr</sub>	Gate Charge Overdrive	—	6.0	—		
Q <sub>sw</sub>	Switch Charge (Q <sub>gs2</sub> + Q <sub>gd</sub> )	—	5.2	—		
Q <sub>oss</sub>	Output Charge	—	40	—	nC	V <sub>DS</sub> = 50V, V <sub>GS</sub> = 0V
R <sub>G</sub>	Gate Resistance	—	2.1	—	Ω	
t <sub>d(on)</sub>	Turn-On Delay Time	—	2.7	—	ns	V <sub>DD</sub> = 50V, V <sub>GS</sub> = 10V I <sub>D</sub> = 20A R <sub>G</sub> = 1.0Ω
t <sub>r</sub>	Rise Time	—	3.3	—		
t <sub>d(off)</sub>	Turn-Off Delay Time	—	8.0	—		
t <sub>f</sub>	Fall Time	—	2.5	—		
C <sub>iss</sub>	Input Capacitance	—	733	—	pF	V <sub>GS</sub> = 0V V <sub>DS</sub> = 50V f = 1.0MHz
C <sub>oss</sub>	Output Capacitance	—	374	—		
C <sub>rss</sub>	Reverse Transfer Capacitance	—	11	—		

**Avalanche Characteristics**







	Parameter	Typ.	Max.	Units
E <sub>AS</sub> (Thermally limited)	Single Pulse Avalanche Energy ②	—	220	mJ
I <sub>AR</sub>	Avalanche Current ①	—	12	A






**Diode Characteristics**




	Parameter	Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	34	A	MOSFET symbol showing the integral reverse p-n junction diode.
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	—	—	95		
V <sub>SD</sub>	Diode Forward Voltage	—	0.8	1.3	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 20A, V <sub>GS</sub> = 0V ③
t <sub>rr</sub>	Reverse Recovery Time	—	30	45	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 20A, V <sub>DD</sub> = 50V
Q <sub>rr</sub>	Reverse Recovery Charge	—	26	39	nC	di/dt = 100A/µs ③



**Thermal Resistance**

	Parameter	Typ.	Max.	Units
R <sub>θJC</sub> (Bottom)	Junction-to-Case ④	—	3.4	°C/W
R <sub>θJC</sub> (Top)	Junction-to-Case ④	—	35	
R <sub>θJA</sub>	Junction-to-Ambient ⑤	—	45	
R <sub>θJA</sub> (<10s)	Junction-to-Ambient ⑤	—	29	

**Fig 1.** Typical Output Characteristics**Fig 2.** Typical Output Characteristics**Fig 3.** Typical Transfer Characteristics**Fig 4.** Normalized On-Resistance vs. Temperature**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage

**Fig 7.** Typical Source-Drain Diode Forward Voltage**Fig 8.** Maximum Safe Operating Area**Fig 9.** Maximum Drain Current vs. Case Temperature**Fig 10.** Threshold Voltage Vs. Temperature**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case

**Fig 12.** On- Resistance vs. Gate Voltage**Fig 13.** Maximum Avalanche Energy vs. Drain Current**Fig 14.** Single Avalanche Current vs. pulse Width



\* Use P-Channel Driver for P-Channel Measurements

\*\* Reverse Polarity for P-Channel




Fig 15. Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 16a. Unclamped Inductive Test Circuit




Fig 16b. Unclamped Inductive Waveforms




Fig 17a. Switching Time Test Circuit




Fig 17b. Switching Time Waveforms




Fig 18. Gate Charge Test Circuit





Fig 19. Gate Charge Waveform

## PQFN 3.3 x 3.3 Outline “B” Package Details




SYMBOL	COMMON			
	MM		INCH	
	MIN.	MAX.	MIN.	MAX.
A	0.70	1.05	0.0276	0.0413
A1	0.12	0.39	0.0047	0.0154
b	0.25	0.39	0.0098	0.0154
D	3.20	3.45	0.1260	0.1358
D1	3.00	3.20	0.1181	0.1417
D2	1.69	2.20	0.0665	0.0866
E	3.20	3.40	0.1260	0.1339
E1	3.00	3.20	0.1181	0.1417
E2	2.15	2.59	0.0846	0.1020
e	0.65	BSC	0.0256	BSC
L	0.15	0.55	0.0059	0.0217
M	0.59	—	0.0232	—
O	9Deg	12Deg	9Deg	12Deg

For more information on board mounting, including footprint and stencil recommendation, please refer to application note AN-1136: <http://www.irf.com/technical-info/appnotes/an-1136.pdf>




For more information on package inspection techniques, please refer to application note AN-1154: <http://www.irf.com/technical-info/appnotes/an-1154.pdf>

### PQFN 3.3 x 3.3 Part Marking



Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

## PQFN 3.3 x 3.3 Tape and Reel

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

CODE	DIMENSION (MM)		DIMENSION (INCH)	
	MIN	MAX	MIN	MAX
Ao	3.50	3.70	.138	.146
Bo	3.50	3.70	.138	.146
Ko	1.10	1.30	.043	.051
P1	7.90	8.10	.311	.319
W	11.80	12.20	.465	.480
W1	12.30	12.50	.484	.492
Qty	4000			
Reel Diameter			13 Inches	

CODE	DESCRIPTION
Ao	Dimension design to accommodate the component width
Bo	Dimension design to accommodate the component length
Ko	Dimension design to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

**Qualification Information<sup>†</sup>**

<b>Qualification Level</b>	Industrial (per JEDEC JESD47F <sup>††</sup> guidelines)	
<b>Moisture Sensitivity Level</b>	PQFN 3.3mm x 3.3mm	MSL1 (per JEDEC J-STD-020D <sup>††</sup> )
<b>RoHS Compliant</b>	Yes	

<sup>†</sup> Qualification standards can be found at International Rectifier's web site: <http://www.irf.com/product-info/reliability>

<sup>††</sup> Applicable version of JEDEC standard at the time of product release.

**Notes:**

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 3\text{mH}$ ,  $R_G = 50\Omega$ ,  $I_{AS} = 12\text{A}$ .
- ③ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ④  $R_\theta$  is measured at  $T_J$  of approximately  $90^\circ\text{C}$ .
- ⑤ When mounted on 1 inch square PCB (FR-4). Please refer to AN-994 for more details:  
<http://www.irf.com/technical-info/appnotes/an-994.pdf>

**Revision History**

Date	Comments
2/26/2016	<ul style="list-style-type: none"><li>• Updated datasheet with corporate template</li><li>• Removed package outline "Punched Version" and updated with outline "Sawn Version" on page 7.</li></ul>

**Published by**

**Infineon Technologies AG  
81726 München, Germany**

**© Infineon Technologies AG 2015**

**All Rights Reserved.**

**IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office ([www.infineon.com](http://www.infineon.com)).

**WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.