

# LVDS QUAD DIFFERENTIAL LINE DRIVER

## FEATURES

- >400 Mbps (200 MHz) Signaling Rates
- Flow-Through Pinout Simplifies PCB Layout
- 300 ps Maximum Differential Skew
- Propagation Delay Times 1.8 ns (Typical)
- 3.3 V Power Supply Design

RUMENTS

www.ti.com

- ±350 mV Differential Signaling
- High Impedance on LVDS Outputs on Power
   Down
- Conforms to TIA/EIA-644 LVDS Standard
- Industrial Operating Temperature Range (-40°C to 85°C)
- Available in SOIC and TSSOP Packages

## DESCRIPTION

The SN65LVDS047 is a quad differential linedriver that implements the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3.3-V supply rail. Any of the four current-mode drivers will deliver a minimum differential output voltage magnitude of 247 mV into a 100- $\Omega$  load when enabled.

The intended application of this device and signaling technique is for point-to-point and multi-drop baseband data transmission over controlled impedance media of approximately  $100 \Omega$ . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.

The SN65LVDS047 is characterized for operation from -40°C to 85°C.



## functional block diagram



## TRUTH TABLE<sup>(1)</sup>

| INPUT           | ENA          | BLES       | OUT               | PUTS              |
|-----------------|--------------|------------|-------------------|-------------------|
| D <sub>IN</sub> | EN           | EN         | D <sub>OUT+</sub> | D <sub>OUT-</sub> |
| L               | — н          | L or OPEN  | L                 | Н                 |
| Н               |              | LOTOPEN    | Н                 | L                 |
| Х               | All other of | conditions | Z                 | Z                 |

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off)



## SN65LVDS047



#### SLLS416B-JUNE 2000-REVISED DECEMBER 2003



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



## **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature (see <sup>(2)</sup> range (unless otherwise noted)

|                                                        |                                                              | UNIT                               |
|--------------------------------------------------------|--------------------------------------------------------------|------------------------------------|
| (V <sub>CC</sub> )                                     | Supply voltage                                               | -0.3 V to 4 V                      |
| V <sub>I</sub> (D <sub>IN</sub> )                      | Input voltage range                                          | -0.3 V to (V <sub>CC</sub> +0.3 V) |
| (EN, <u>EN</u> )                                       | Enable input voltage                                         | -0.3 V to (V <sub>CC</sub> +0.3 V) |
| V <sub>O</sub> (D <sub>OUT+</sub> ,D <sub>OUT-</sub> ) | Output voltage                                               | -0.5 V to (V <sub>CC</sub> +0.5 V) |
| (D <sub>OUT+</sub> ,D <sub>OUT-</sub> )                | Bus-pinelectrostatic discharge, see <sup>(3)</sup>           | >10 kV                             |
| (D <sub>OUT+,</sub> (D <sub>OUT-</sub> )               | Short circuit duration                                       | Continuous                         |
|                                                        | Storage temperature range                                    | -65°C to 150°C                     |
|                                                        | Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C                              |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(3) Tested in accordance with MIL-STD-883C Method 3015.7.

### **DISSIPATION RATING TABLE**

| PACKAGE | T <sub>A</sub> ≤ 25°C<br>POWER RATING | OPERATING FACTOR <sup>(1)</sup><br>ABOVE $T_A = 25^{\circ}C$ | T <sub>A</sub> = 85°C<br>POWER RATING |
|---------|---------------------------------------|--------------------------------------------------------------|---------------------------------------|
| D       | 950 mW                                | 7.6 mW/°C                                                    | 494 mW                                |
| PW      | 774 mW                                | 6.2 mW/°C                                                    | 402 mW                                |

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

## **RECOMMENDED OPERATING CONDITIONS**

|                 |                                | MIN | NOM | MAX | UNIT |
|-----------------|--------------------------------|-----|-----|-----|------|
| V <sub>CC</sub> | Supply voltage                 | 3   | 3.3 | 3.6 | V    |
| T <sub>A</sub>  | Operating free-air temperature | -40 | 25  | 85  | °C   |

## **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (see <sup>(1)</sup> and <sup>(2)</sup>) (unless otherwise noted)

| PARAMETER            |                                                                              | TEST CONDITIONS                                                                        | MIN   | TYP <sup>(3)</sup> | MAX             | UNIT |
|----------------------|------------------------------------------------------------------------------|----------------------------------------------------------------------------------------|-------|--------------------|-----------------|------|
| V <sub>OD</sub>      | Differential output voltage                                                  |                                                                                        | 250   | 310                | 450             | mV   |
| n V <sub>OD</sub>    | Change in magnitude of V <sub>OD</sub> for complementary output states       |                                                                                        |       | 1                  | 35              | mV   |
| V <sub>OC(SS)</sub>  | Steady-state, common-mode output voltage                                     |                                                                                        | 1.125 | 1.17               | 1.375           | V    |
| nV <sub>OC(SS)</sub> | Change in steady-state<br>common-mode output voltage<br>between logic states | $R_L = 100 \Omega$ , see Figure 1                                                      |       | 1                  | 25              | mV   |
| V <sub>OH</sub>      | Output high voltage                                                          |                                                                                        |       | 1.33               | 1.6             | V    |
| V <sub>OL</sub>      | Output low voltage                                                           |                                                                                        | 0.90  | 1.02               |                 | V    |
| V <sub>IH</sub>      | Input high voltage                                                           |                                                                                        | 2     |                    | V <sub>CC</sub> | V    |
| V <sub>IL</sub>      | Input low voltage                                                            |                                                                                        | GND   |                    | 0.8             | V    |
| IIH                  | Input high current                                                           | $V_{IN} = V_{CC} \text{ or } 2.5 \text{ V}$                                            | -10   | 3                  | 10              | μA   |
| IIL                  | Input low current                                                            | V <sub>IN</sub> = GND or 0.4 V                                                         | -10   | 1                  | 10              | μA   |
| V <sub>IK</sub>      | Input clamp voltage                                                          | I <sub>CL</sub> = -18 mA                                                               | -1.5  | -0.8               |                 | V    |
| I <sub>OS</sub>      | Output short circuit current, see <sup>(4)</sup>                             | Enabled, $D_{IN} = V_{CC}$ , $D_{OUT+} = 0$<br>V or $D_{IN} = GND$ , $D_{OUT-} = 0$ V  |       | -3.1               | -9              | mA   |
| I <sub>OSD</sub>     | Differential output short circuit current, see <sup>(4)</sup>                | Enabled, V <sub>OD</sub> = 0 V                                                         |       |                    | -9              | mA   |
| I <sub>OFF</sub>     | Power-off leakage                                                            | $V_O = 0 V \text{ or } 3.6 V, V_{CC} = 0 V \text{ or}$<br>Open                         | -1    |                    | 1               | μA   |
| I <sub>OZ</sub>      | Output 3-state current                                                       | EN = 0.8 V and $\overline{EN}$ = 2 V, V <sub>O</sub> = 0 V or V <sub>CC</sub>          | -1    |                    | 1               | μΑ   |
| I <sub>CC</sub>      | No load supply current, drivers enabled                                      | D <sub>IN</sub> = V <sub>CC</sub> or GND                                               |       | 7                  |                 | mA   |
| I <sub>CCL</sub>     | Loaded supply current, drivers enabled                                       | $R_L$ = 100 $\Omega$ all channels, $D_{IN}$ = $V_{CC}$ or GND (all inputs)             |       | 20                 | 26              | mA   |
| I <sub>CC(Z)</sub>   | No load supply current, drivers disabled                                     | $\frac{D_{IN}}{EN} = V_{CC} \text{ or GND, EN} = GND,$<br>$\frac{D_{IN}}{EN} = V_{CC}$ |       | 0.5                | 1.3             | mA   |

Current into device pin is defined as positive. Current out of the device is defined as negative. All voltages are referenced to ground, (1) unless otherwise specified.

The SN65LVDS047 is a current mode device and only functions within data sheet specifications when a resistive load is applied to the (2)driver outputs, 90  $\Omega$  to 110  $\Omega$  typical range.

(3) All typical values are given for: V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.
(4) Output short circuit current (I<sub>OS</sub>) is specified as magnitude only, minus sign indicates direction only.

#### SWITCHING CHARACTERISTICS

over recommended operating conditions (see (1), (2) and (3) )(unless otherwise noted)

|                      | PARAMETER                                                                            | TEST CONDITIONS                                  | MIN | TYP(<br>4) | MAX | UNIT |
|----------------------|--------------------------------------------------------------------------------------|--------------------------------------------------|-----|------------|-----|------|
| t <sub>PHL</sub>     | Differential propagation delay, high-to-low                                          |                                                  | 1.4 | 1.8        | 2.8 | ns   |
| t <sub>PLH</sub>     | Differential propagation delay, low-to-high                                          |                                                  | 1.4 | 1.8        | 2.8 | ns   |
| t <sub>SK(p)</sub>   | Differential pulse skew (t <sub>PHLD</sub> - t <sub>PLHD</sub> ), see <sup>(5)</sup> |                                                  |     | 50         | 300 | ps   |
| t <sub>SK(o)</sub>   | Channel-to-channel skew, see (6)                                                     | R <sub>L</sub> = 100 Ω,, C <sub>L</sub> = 15 pF, |     | 40         | 300 | ps   |
| t <sub>SK(pp)</sub>  | Differential part-to-part skew, see (7)                                              | see Figure 2 and Figure 3                        |     |            | 1   | ns   |
| t <sub>SK(lim)</sub> | Differential part-to-part skew, see (8)                                              |                                                  |     |            | 1.2 | ns   |
| t <sub>r</sub>       | Rise time                                                                            |                                                  |     | 0.5        | 1.5 | ns   |
| t <sub>f</sub>       | Fall time                                                                            |                                                  |     | 0.5        | 1.5 | ns   |
| t <sub>PHZ</sub>     | Disable time high to Z                                                               |                                                  |     | 5.5        | 8   | ns   |
| t <sub>PLZ</sub>     | Disable time low to Z                                                                | $R_1 = 100 \Omega_2, C_1 = 15 \text{ pF},$       |     | 5.5        | 8   | ns   |
| t <sub>PZH</sub>     | Enable time Z to high                                                                | see Figure 4 and Figure 5                        |     | 8.5        | 12  | ns   |
| t <sub>PZL</sub>     | Enable time Z to low                                                                 |                                                  |     | 8.5        | 12  | ns   |
| f <sub>(MAX)</sub>   | Maximum operating frequency, see <sup>(9)</sup>                                      |                                                  |     | 250        |     | MHz  |

Generator waveform for all tests unless otherwise: f = 1 MHz,  $Z_0 = 50 \Omega$ ,  $t_r < 1$  ns, and  $t_f < 1$  ns. (1)

 $\mathrm{C}_{\mathrm{L}}$  includes probe and jig capacitance. (2)

(3) All input voltages are for one channel unless otherwise specified. Other inputs are set to GND.

- (4)
- All typical values are given for:  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .  $t_{SK(p)}|t_{PHL}-t_{PLH}|$  is the magnitude difference in differential propagation delay time between the positive going edge and the negative going (5) edge of the same channel.

 $t_{SK(o)}$  is the differential channel-to-channel skew of any event on the same device. (6)

t<sub>SK(pp)</sub> is the differential part-to-part skew, and is defined as the difference between the minimum and the maximum specified differential (7) propagation delays. This specification applies to devices at the same V<sub>CC</sub> and within 5°C of each other within the operating temperature range.

- t<sub>SK(lim)</sub> part-to-part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices (8) over recommended operating temperature and voltage ranges, and across process distribution. t<sub>SK(lim)</sub> is defined as|Min - Max| differential propagation delay.
- $f_{(MAX)}$  generator input conditions:  $t_r = t_f < 1$  ns (0% to 100%), 50% duty cycle, 0 V to 3 V. Output criteria: duty cycle = 45% to55,  $V_{OD} > 250$  mV, all channels switching (9)

## PARAMETER MEASUREMENT INFORMATION



Figure 1. Driver  $V_{\text{OD}}$  and  $V_{\text{OC}}$  Test Circuit



Figure 2. Driver Propagation Delay and Transition Time Test Circuit



Figure 3. Driver Propagation Delay and Transition Time Waveforms

### PARAMETER MEASUREMENT INFORMATION (continued)







Figure 5. Driver 3-State Delay Waveform

### **TYPICAL CHARACTERISTICS**





## **TYPICAL CHARACTERISTICS (continued)**





## **PACKAGING INFORMATION**

| Orderable Device | Status | Package Type | -       | Pins | -    |              | Lead finish/      | MSL Peak Temp      | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|------|--------------|-------------------|--------------------|--------------|----------------|---------|
|                  | (1)    |              | Drawing |      | Qty  | (2)          | Ball material (6) | (3)                |              | (4/5)          |         |
| SN65LVDS047D     | ACTIVE | SOIC         | D       | 16   | 40   | RoHS & Green | NIPDAU            | Level-1-260C-UNLIM | -40 to 85    | LVDS047        | Samples |
| SN65LVDS047DG4   | ACTIVE | SOIC         | D       | 16   | 40   | RoHS & Green | NIPDAU            | Level-1-260C-UNLIM | -40 to 85    | LVDS047        | Samples |
| SN65LVDS047DR    | ACTIVE | SOIC         | D       | 16   | 2500 | RoHS & Green | NIPDAU            | Level-1-260C-UNLIM | -40 to 85    | LVDS047        | Samples |
| SN65LVDS047PW    | ACTIVE | TSSOP        | PW      | 16   | 90   | RoHS & Green | NIPDAU            | Level-1-260C-UNLIM | -40 to 85    | LVDS047        | Samples |
| SN65LVDS047PWG4  | ACTIVE | TSSOP        | PW      | 16   | 90   | RoHS & Green | NIPDAU            | Level-1-260C-UNLIM | -40 to 85    | LVDS047        | Samples |
| SN65LVDS047PWR   | ACTIVE | TSSOP        | PW      | 16   | 2000 | RoHS & Green | NIPDAU            | Level-1-260C-UNLIM | -40 to 85    | LVDS047        | Samples |
| SN65LVDS047PWRG4 | ACTIVE | TSSOP        | PW      | 16   | 2000 | RoHS & Green | NIPDAU            | Level-1-260C-UNLIM | -40 to 85    | LVDS047        | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

## PACKAGE OPTION ADDENDUM

10-Dec-2020

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal |                 |                    |    |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| SN65LVDS047DR               | SOIC            | D                  | 16 | 2500 | 330.0                    | 16.4                     | 6.5        | 10.3       | 2.1        | 8.0        | 16.0      | Q1               |
| SN65LVDS047PWR              | TSSOP           | PW                 | 16 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

| Device         | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN65LVDS047DR  | SOIC         | D               | 16   | 2500 | 350.0       | 350.0      | 43.0        |
| SN65LVDS047PWR | TSSOP        | PW              | 16   | 2000 | 350.0       | 350.0      | 43.0        |



www.ti.com

5-Jan-2022

## TUBE



#### \*All dimensions are nominal

| Device          | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|-----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN65LVDS047D    | D            | SOIC         | 16   | 40  | 505.46 | 6.76   | 3810   | 4      |
| SN65LVDS047DG4  | D            | SOIC         | 16   | 40  | 505.46 | 6.76   | 3810   | 4      |
| SN65LVDS047PW   | PW           | TSSOP        | 16   | 90  | 530    | 10.2   | 3600   | 3.5    |
| SN65LVDS047PWG4 | PW           | TSSOP        | 16   | 90  | 530    | 10.2   | 3600   | 3.5    |

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **PW0016A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated