

PRELIMINARY

IRLI2203N

- Logic-Level Gate Drive
- Advanced Process Technology
- Isolated Package
- High Voltage Isolation = 2.5KVRMS ⑤
- Sink to Lead Creepage Dist. = 4.8mm
- Fully Avalanche Rated

Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.


The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing.

Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	61	A
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	43	
I _{DM}	Pulsed Drain Current ①⑥	400	
P _D @ T _C = 25°C	Power Dissipation	47	W
	Linear Derating Factor	0.31	W/°C
V _{GS}	Gate-to-Source Voltage	± 16	V
E _{AS}	Single Pulse Avalanche Energy ②⑥	390	mJ
I _{AR}	Avalanche Current ①⑥	60	A
E _{AR}	Repetitive Avalanche Energy ①	4.7	mJ
dv/dt	Peak Diode Recovery dv/dt ③⑥	1.2	V/ns
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to + 175	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw	10 lbf·in (1.1N·m)	


Thermal Resistance

	Parameter	Typ.	Max.	Units
R _{θJC}	Junction-to-Case	—	3.2	°C/W
R _{θJA}	Junction-to-Ambient	—	65	



HEXFET® Power MOSFET

V_{DSS} = 30V
R_{DS(on)} = 0.007Ω
I_D = 61A




TO-220 FULLPAK

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	30	—	—	V	$V_{\text{GS}} = 0\text{V}$, $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.035	—	V/ $^\circ\text{C}$	Reference to 25°C , $I_D = 1\text{mA}$ ⑥
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.007	Ω	$V_{\text{GS}} = 10\text{V}$, $I_D = 37\text{A}$ ④
		—	—	0.01		$V_{\text{GS}} = 4.5\text{V}$, $I_D = 31\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	1.0	—	—	V	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = 250\mu\text{A}$
g_{fs}	Forward Transconductance	47	—	—	S	$V_{\text{DS}} = 25\text{V}$, $I_D = 60\text{A}$ ⑥
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{\text{DS}} = 30\text{V}$, $V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 24\text{V}$, $V_{\text{GS}} = 0\text{V}$, $T_J = 150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 16\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -16\text{V}$
Q_g	Total Gate Charge	—	—	110	nC	$I_D = 60\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	31		$V_{\text{DS}} = 24\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	57		$V_{\text{GS}} = 4.5\text{V}$, See Fig. 6 and 13 ④⑥
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	15	—	ns	$V_{\text{DD}} = 15\text{V}$
t_r	Rise Time	—	210	—		$I_D = 60\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	29	—		$R_G = 1.8\Omega$, $V_{\text{GS}} = 4.5\text{V}$
t_f	Fall Time	—	54	—		$R_D = 0.25\Omega$, See Fig. 10 ④⑥
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	3500	—	pF	$V_{\text{GS}} = 0\text{V}$
C_{oss}	Output Capacitance	—	1400	—		$V_{\text{DS}} = 25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	690	—		$f = 1.0\text{MHz}$, See Fig. 5⑥
C	Drain to Sink Capacitance	—	12	—		$f = 1.0\text{MHz}$

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	61	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①⑥	—	—	400		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}$, $I_S = 37\text{A}$, $V_{\text{GS}} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	94	140	ns	$T_J = 25^\circ\text{C}$, $I_F = 60\text{A}$
Q_{rr}	Reverse Recovery Charge	—	280	410	μC	$di/dt = 100\text{A}/\mu\text{s}$ ④⑥
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$)				

Specification changes

Rev. #	Parameters	Old spec.	New spec.	Comments	Revision Date
1	$V_{\text{GS}(\text{th})}$ (Max.)	2.5V	No spec.	Removed $V_{\text{GS}(\text{th})}$ Max. Specification	11/1/96
1	V_{GS} (Max.)	± 20	± 16	Decrease V_{GS} Max. Specification	11/1/96

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
 ② $V_{\text{DD}} = 15\text{V}$, starting $T_J = 25^\circ\text{C}$, $L = 220\mu\text{H}$
 $R_G = 25\Omega$, $I_{AS} = 60\text{A}$. (See Figure 12)

- ③ $I_{SD} \leq 60\text{A}$, $di/dt \leq 140\text{A}/\mu\text{s}$, $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 175^\circ\text{C}$
 ④ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.
 ⑤ $t=60\text{s}$, $f=60\text{Hz}$ ⑥ Uses IRL2203N data and test conditions




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms











Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

**Fig 12a.** Unclamped Inductive Test Circuit**Fig 12b.** Unclamped Inductive Waveforms**Fig 13a.** Basic Gate Charge Waveform**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current**Fig 13b.** Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit




* $V_{GS} = 5V$ for Logic Level Devices


Fig 14. For N-Channel HEXFETS

Package Outline**TO-220 Fullpak Outline**

Dimensions are shown in millimeters (inches)

**Part Marking Information****TO-220 Fullpak**

EXAMPLE : THIS IS AN IRFI840G
WITH ASSEMBLY
LOT CODE E401



International
IR Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331

EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020

IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897

IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 965950

IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR FAR EAST: K&H Bldg., 2F, 3-30-4 Nishi-Ikeburo 3-Chome, Toshima-Ki, Tokyo Japan 171 Tel: 81 3 3983 0086

IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371

Note: For the most current drawings please refer to the IR website at:
<http://www.irf.com/package/>