



HiPerFET™ Power MOSFETs ISOPLUS247™

(Electrically Isolated Back Surface)

N-Channel Enhancement Mode
High dV/dt, Low t_{rr} , HDMOS™ Family



IXFR 32N50Q	V_{DSS}	= 500 V
	I_{D25}	= 30 A
	$R_{DS(on)}$	= 0.16 Ω
	t_{rr}	= 250 ns



Symbol	Test Conditions	Maximum Ratings		
V_{DSS}	$T_J = 25^\circ\text{C}$ to 150°C	500		V
V_{DGR}	$T_J = 25^\circ\text{C}$ to 150°C ; $R_{GS} = 1 \text{ M}\Omega$	500		V
V_{GS}	Continuous	± 20		V
V_{GSM}	Transient	± 30		V
I_{D25}	$T_c = 25^\circ\text{C}$	30		A
I_{DM}	$T_c = 25^\circ\text{C}$, Pulse width limited by T_{JM}	120		A
I_{AR}	$T_c = 25^\circ\text{C}$	30		A
E_{AS}	$T_c = 25^\circ\text{C}$	1.5		J
E_{AR}	$T_c = 25^\circ\text{C}$	45		mJ
dV/dt	$I_s \leq I_{DM}$, $di/dt \leq 100 \text{ A}/\mu\text{s}$, $V_{DD} \leq V_{DSS}$ $T_J \leq 150^\circ\text{C}$, $R_G = 2 \Omega$	5		V/ns
P_D	$T_c = 25^\circ\text{C}$	310		W
T_J		-55 ... +150		$^\circ\text{C}$
T_{JM}		150		$^\circ\text{C}$
T_{stg}		-55 ... +150		$^\circ\text{C}$
T_L	1.6 mm (0.062 in.) from case for 10 s	300		$^\circ\text{C}$
V_{ISOL}	50/60 Hz, RMS $t = 1$ minute leads-to-tab	2500		V~
Weight		6		g

G = Gate D = Drain
S = Source

* Patent pending

Features

- Silicon chip on Direct-Copper-Bond substrate
 - High power dissipation
 - Isolated mounting surface
 - 2500V electrical isolation
- Low drain to tab capacitance(<50pF)
- Low $R_{DS(on)}$ HDMOS™ process
- Rugged polysilicon gate cell structure
- Unclamped Inductive Switching (UIS) rated
- Fast intrinsic Rectifier

Applications

- DC-DC converters
- Battery chargers
- Switched-mode and resonant-mode power supplies
- DC choppers
- AC motor control

Advantages

- Easy assembly
- Space savings
- High power density

Symbol	Test Conditions	Characteristic Values		
		($T_J = 25^\circ\text{C}$, unless otherwise specified)	min.	typ.
V_{DSS}	$V_{GS} = 0 \text{ V}$, $I_D = 1 \text{ mA}$	500		V
$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = 4 \text{ mA}$	2.5		V
I_{GSS}	$V_{GS} = \pm 20 \text{ V}_{DC}$, $V_{DS} = 0$			$\pm 100 \text{ nA}$
I_{DSS}	$V_{DS} = V_{DSS}$ $V_{GS} = 0 \text{ V}$	$T_J = 25^\circ\text{C}$ $T_J = 125^\circ\text{C}$		100 μA 1 mA
$R_{DS(on)}$	$V_{GS} = 10 \text{ V}$, $I_D = I_T$ Notes 1, 2			0.16 Ω

Symbol	Test Conditions	Characteristic Values			
		($T_J = 25^\circ\text{C}$, unless otherwise specified)	min.	typ.	max.
g_{fs}	$V_{DS} = 10 \text{ V}; I_D = I_T$	Note 2	18	28	S
C_{iss} C_{oss} C_{rss}	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$	3950		pF	
		640		pF	
		210		pF	
$t_{d(on)}$ t_r $t_{d(off)}$ t_f	$V_{GS} = 10 \text{ V}, V_{DS} = 0.5 \cdot V_{DSS}, I_D = I_T$ $R_G = 1 \Omega$ (External),	35		ns	
		42		ns	
		75		ns	
		20		ns	
$Q_{g(on)}$ Q_{gs} Q_{qd}	$V_{GS} = 10 \text{ V}, V_{DS} = 0.5 \cdot V_{DSS}, I_D = I_T$	150		nC	
		26		nC	
		85		nC	
R_{thJC}			0.40	K/W	
R_{thCK}		0.15		K/W	

Source-Drain Diode


Characteristic Values

 $(T_J = 25^\circ\text{C}, \text{unless otherwise specified})$

Symbol	Test Conditions	min.	typ.	max.
I_s	$V_{GS} = 0 \text{ V}$		32	A
I_{SM}	Repetitive; pulse width limited by T_{JM}		128	A
V_{SD}	$I_F = I_s, V_{GS} = 0 \text{ V}$, Note 1		1.5	V
t_{rr} Q_{RM}	$I_F = I_s$, $-di/dt = 100 \text{ A/ms}$, $V_R = 100 \text{ V}$		250	ns
		0.75		μC
		7.5		A

Note: 1. I_T test condition: $I_T = 16\text{A}$ Note: 2. Pulse test, $t \leq 300 \mu\text{s}$,
duty cycle $d \leq 2 \%$

ISOPLUS247 OUTLINE



SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.190	.205	4.83	5.21
A1	.090	.100	2.29	2.54
A2	.075	.085	1.91	2.16
b	.045	.055	1.14	1.40
b1	.075	.084	1.91	2.13
b2	.115	.123	2.92	3.12
C	.024	.031	0.61	0.80
D	.819	.840	20.80	21.34
E	.620	.635	15.75	16.13
e	.215 BSC		5.45 BSC	
L	.780	.800	19.81	20.32
L1	.150	.170	3.81	4.32
Q	.220	.244	5.59	6.20
R	.170	.190	4.32	4.83
S	.520	.540	13.21	13.72
T	.620	.640	15.75	16.26
U	.065	.080	1.65	2.03

1 - GATE
2 - DRAIN (COLLECTOR)
3 - SOURCE (EMITTER)
4 - NO CONNECTION

NOTE: This drawing will meet all dimensions requirement of JEDEC outline TO-247AD except screw hole.

Figure 1. Output Characteristics at 25°C




Figure 2. Output Characteristics at 125°C




Figure 3. $R_{DS(on)}$ normalized to 15A/25°C vs. I_D Figure 4. $R_{DS(on)}$ normalized to 15A/25°C vs. T_J 

Figure 5. Drain Current vs. Case Temperature









Figure 6. Admittance Curves





IXYS reserves the right to change limits, test conditions, and dimensions.

IXYS MOSFETs and IGBTs are covered by one or more of the following U.S. patents:

4,835,592 4,881,106 5,017,508 5,049,961 5,187,117 5,486,715 6,306,728B1 6,259,123B1 6,306,728B1
4,850,072 4,931,844 5,034,796 5,063,307 5,237,481 5,381,025 6,404,065B1 6,162,665 6,534,343 6,583,505