

# **MOSFET** - Power, Single P-Channel, SO8-FL -30 V, 1.4 mΩ, -263 A

## NTMFS002P03P8Z

#### **Features**

- Ultra Low R<sub>DS(on)</sub> to Improve System Efficiency
- Advanced Package Technology in 5x6mm for Space Saving and **Excellent Thermal Conduction**
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS

#### **Typical Applications**

- Power Load Switch
- Protection: Reverse Current, Over Voltage, and Reverse Negative Voltage
- Battery Management

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	-30	V
Gate-to-Source Voltage			V <sub>GS</sub>	± 25	V
Continuous Drain Cur-		T <sub>C</sub> = 25°C	I <sub>D</sub>	-263	Α
rent R <sub>θJC</sub> (Notes 1, 2)	Steady	T <sub>C</sub> = 85°C		-189	
Power Dissipation $R_{\theta JC}$ (Notes 1, 2)	State	T <sub>C</sub> = 25°C	P <sub>D</sub>	138.9	W
Continuous Drain Current $R_{\theta JA}$ (Notes 1, 2)	Steady	T <sub>A</sub> = 25°C	I <sub>D</sub>	-40.2	Α
		T <sub>A</sub> = 85°C		-29	
Power Dissipation $R_{\theta JA}$ (Notes 1, 2)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	3.3	W
Pulsed Drain Current	T <sub>A</sub> = 25°	C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	-648	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L</sub> =65.16 A)			E <sub>AS</sub>	212.3	mJ
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Drain) (Note 2)	$R_{ heta JC}$	0.9	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	38.3	°C/W

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 1 in2, 2 oz. Cu pad. Assuming a 76 mm x 76 mm x 1.6 mm board.

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>	
-30 V	1.4 mΩ @ –10 V	-263 A	
	2.3 mΩ @ -4.5 V	-200 A	





= Assembly Location

= Year W = Work Week = Lot Traceability

#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NTMFS002P03P8ZT1G	SO8-FL (Pb-Free)	1500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•						
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$		-30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /	$I_D$ = -250 $\mu$ A, ref to 25°C			-3.3		mV/° C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -24 V	T <sub>J</sub> = 25°C			-1.0	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	s = ±25 V			±10	μΑ
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= –250 μΑ	-1.0		-3.0	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>	I <sub>D</sub> = -250 μA, ι	ef to 25°C		5.7		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = -10 V, I	<sub>O</sub> = -23 A		0.9	1.4	mΩ
		V <sub>GS</sub> = -4.5 V, I	<sub>D</sub> = -20 A		1.5	2.3	1
Froward Transconductance	g <sub>F</sub> s	$V_{DS} = -5 \text{ V}, I_{D}$	<sub>0</sub> = -20 A		129		S
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, f =	1.0 MHz,		14950		pF
Output Capacitance	C <sub>oss</sub>	$V_{DS} = -15 \text{ V}$			5280		1
Reverse Transfer Capacitance	C <sub>rss</sub>				4870		1
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = -4.5 \text{ V}, V_{DS} = -15 \text{ V},$ $I_{D} = -23 \text{ A}$ $V_{GS} = -10 \text{ V}, V_{DS} = -15 \text{ V},$ $I_{D} = -23 \text{ A}$			217		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				13		
Gate-to-Source Charge	$Q_{GS}$				35		
Gate-to-Drain Charge	$Q_{GD}$				145		1
Total Gate Charge	Q <sub>G(TOT)</sub>				365		
SWITCHING CHARACTERISTICS, V	GS = <b>4.5 V</b> (Note	3)					
Turn-On Delay Time	t <sub>d(on)</sub>				68		ns
Rise Time	t <sub>r</sub>	VG9 = -4.5 V. Vr	ne = -15 V.		375		1
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS} = -4.5 \text{ V}, V_{I}$ $I_{D} = -23 \text{ A}, \text{ R}$	$G = 6 \Omega$		160		1
Fall Time	t <sub>f</sub>				317		
SWITCHING CHARACTERISTICS, V	GS = 10 V (Note 3	3)				•	
Turn-On Delay Time	t <sub>d(on)</sub>				27		ns
Rise Time	t <sub>r</sub>	Vcs = -10 V. Vr	se = -15 V.		78		1
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS} = -10$ V, $V_{DS} = -15$ V, $I_{D} = -23$ A, $R_{G} = 6$ $\Omega$			280		1
Fall Time	t <sub>f</sub>				295		1
DRAIN-SOURCE DIODE CHARACTI	ERISTICS				-	-	<u> </u>
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 V$ , $I_{S} = -23 A$	T <sub>J</sub> = 25°C		-0.65	-1.3	V
			T <sub>J</sub> = 125°C		-0.48		1
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, } dI_{s}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{s} = -23 \text{ A}$			82		ns
Charge Time	ta				47		1
Discharge Time	t <sub>b</sub>				36		1
Reverse Recovery Charge	Q <sub>RR</sub>				180		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width  $\leq$  300 µs, Duty Cycle  $\leq$  2%.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche

#### **TYPICAL CHARACTERISTICS**




Figure 13. Thermal Characteristics

SCALE 2:1






**DATE 25 AUG 2021** 

**MILLIMETERS** 

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
  2. CONTROLLING DIMENSION: MILLIMETERS
  3. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	d I III	I I	<b>I</b>			
			DIM	MIN.	N□M.	MAX.
PIN 1 IDENTIFIER —			Э А	0.90	1.00	1.10
1	i i	i	A1	0.00		0.05
			b	0.33	0.41	0.51
٩				0.23	0.28	0.33
·		A1- I Y	ם ו	5.00	5.15	5.30
	TOP VIEW		EATING D1	4.70	4.90	5.10
	101 112 11		D2	3.80	4.00	4.20
	DETAIL A —		E	6.00	6.15	6.30
// 0.10 C	$\overline{}$		E1	5.70	5.90	6.10
4		<b>‡</b>	E2	3.45	3.80	3.85
□ 0.10 C			e		1.27 BSC	,
	SIDE VIEW	SEATING C PLANE	G	0.51	0.575	0.71
	OIDL VILW		k	1.10	1.20	1.40
8X b	-		L	0.51	0.575	0.71
⊕ 0.10 C A B 0.05 C			L1		0.125 RE	F
[ * [0.05[C]	<del>   </del> e		М	3.00	3.40	3.80
	<del>    e/2</del>		θ	0*		12*
<u>1</u> 		K	2X 0.4950→	2× 1.53-	56 <del></del>	
i 🕏	<del></del>	PACKAGE	: -2X 0.25	TIF	<del> </del>	

(EXPOSED PAD) **GENERIC** BOTTOM VIEW



PACKAGE DUTLINE

2X 0.91

0.97

4X 1.00

4X 0.75-



= Year

= Work Week

Α Υ

W

ZZ

= Assembly Location

RECOMMENDED MOUNTING FOOTPRINT

\_ 1.27 PITCH

For additional information on our Pb-Free strategy and soldering details, please download the IN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

= Lot Traceability \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■" may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON24855H	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN5 5x6, 1.27P (SO-8FL)		PAGE 1 OF 1	

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales