

## 128K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

JUNE 2013

### FEATURES

- High-speed access time: 35ns, 45ns, 55ns
- CMOS low power operation
  - 36 mW (typical) operating
  - 9  $\mu$ W (typical) CMOS standby
- TTL compatible interface levels
- Single power supply
  - $1.8V \pm 10\%$   $V_{DD}$  (IS62/65WV12816DALL)
  - 2.5V-3.6V  $V_{DD}$  (IS62/65WV12816DBLL)
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- Industrial and Autotmovie temperature support
- 2CS Option Available
- Lead-free available

### DESCRIPTION


The *ISSI* IS62/65WV12816DALL/DBLL are high-speed, 2M bit static RAMs organized as 128K words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When  $\overline{CS1}$  is HIGH (deselected) or when  $CS2$  is LOW (deselected) or when  $\overline{CS1}$  is LOW,  $CS2$  is HIGH and both  $\overline{LB}$  and  $\overline{UB}$  are HIGH, the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable ( $WE$ ) controls both writing and reading of the memory. A data byte allows Upper Byte ( $UB$ ) and Lower Byte ( $LB$ ) access.

The IS62/65WV12816DALL/DBLL are packaged in the JEDEC standard 48-pin mini BGA (6mm x 8mm) and 44-Pin TSOP (TYPE II).

### FUNCTIONAL BLOCK DIAGRAM




Copyright © 2013 Integrated Silicon Solution, Inc. All rights reserved. *ISSI* reserves the right to make changes to this specification and its products at any time without notice. *ISSI* assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:


- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

## PIN CONFIGURATIONS


**48-Pin mini BGA (6mm x 8mm)  
(Package Code B)**



**48-Pin mini BGA (6mm x 8mm)  
2 CS Option (Package Code B2)**



**44-Pin mini TSOP (Type II)  
(Package Code T)**



## PIN DESCRIPTIONS

A0-A16 Address Inputs

I/O0-I/O15 Data Inputs/Outputs

CS1, CS2 Chip Enable Input

OE Output Enable Input

WE Write Enable Input

LB Lower-byte Control (I/O0-I/O7)

UB Upper-byte Control (I/O8-I/O15)

NC No Connection

VDD Power

GND Ground

## TRUTH TABLE

Mode	$\overline{WE}$	$\overline{CS1}$	$CS2$	$\overline{OE}$	$\overline{LB}$	$\overline{UB}$	I/O PIN		
							I/O0-I/O7	I/O8-I/O15	V <sub>DD</sub> Current
Not Selected	X	H	X	X	X	X	High-Z	High-Z	lsb1, lsb2
	X	X	L	X	X	X	High-Z	High-Z	lsb1, lsb2
	X	X	X	X	H	H	High-Z	High-Z	lsb1, lsb2
Output Disabled	H	L	H	H	L	X	High-Z	High-Z	I <sub>CC</sub>
	H	L	H	H	X	L	High-Z	High-Z	I <sub>CC</sub>
Read	H	L	H	L	L	H	D <sub>OUT</sub>	High-Z	I <sub>CC</sub>
	H	L	H	L	H	L	High-Z	D <sub>OUT</sub>	
	H	L	H	L	L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	
Write	L	L	H	X	L	H	D <sub>IN</sub>	High-Z	I <sub>CC</sub>
	L	L	H	X	H	L	High-Z	D <sub>IN</sub>	
	L	L	H	X	L	L	D <sub>IN</sub>	D <sub>IN</sub>	

ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.2 to V <sub>DD</sub> +0.3	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W

## Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE (V<sub>DD</sub>)

Range	Ambient Temperature	IS62WV12816DALL	IS62WV12816DBLL
Commercial	0°C to +70°C	1.8V ± 10%	2.5V - 3.6V
Industrial	-40°C to +85°C	1.8V ± 10%	2.5V - 3.6V
IS65WV12816DALL		IS65WV12816DBLL	
Automotive	-40°C to +125°C	1.8V ± 10%	2.5V - 3.6V

**DC ELECTRICAL CHARACTERISTICS (Over Operating Range)**

Symbol	Parameter	Test Conditions	V <sub>DD</sub>	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	1.8V ± 10%	1.4	—	V
		I <sub>OH</sub> = -1 mA	2.5-3.6V	2.2	—	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	1.8V ± 10%	—	0.2	V
		I <sub>OL</sub> = 1.0 mA	2.5-3.6V	—	0.4	V
V <sub>IH</sub>	Input HIGH Voltage		1.8V ± 10%	1.4	V <sub>DD</sub> + 0.2	V
			2.5-3.6V	2.2	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		1.8V ± 10%	-0.2	0.4	V
			2.5-3.6V	-0.2	0.6	V
I <sub>LI</sub>	Input Leakage	GND ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>		-1	1	µA
I <sub>LO</sub>	Output Leakage	GND ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub> , Outputs Disabled		-1	1	µA

**Notes:**

For IS62/65WV12816DALL:

V<sub>IL</sub> (min.) = -1.0V AC (pulse width < 10ns). Not 100% tested.V<sub>IH</sub> (max.) = V<sub>DD</sub> + 1.0V AC; (pulse width < 10ns). Not 100% tested.

For IS62/65WV12816DBLL:

V<sub>IL</sub> (min.) = -2.0V AC (pulse width < 10ns). Not 100% tested.V<sub>IH</sub> (max.) = V<sub>DD</sub> + 2.0V AC; (pulse width < 10ns). Not 100% tested.
**CAPACITANCE<sup>(1)</sup>**

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	8	pF
C <sub>OUT</sub>	Input/Output Capacitance	V <sub>OUT</sub> = 0V	10	pF

**Note:**

1. Tested initially and after any design or process changes that may affect these parameters.

**IS62WV12816DALL/DBLL, IS65WV12816DALL/DBLL**
**IS62/65WV12816DALL, POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)**

Symbol	Parameter	Test Conditions		Max. 55	Unit
I <sub>CC</sub>	V <sub>DD</sub> Dynamic Operating Supply Current	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub>	Com. Ind. Auto.	15 20 25	mA
I <sub>CC1</sub>	Operating Supply Current	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA, f = 0	Com. Ind. Auto.	3 3 4	mA
I <sub>SB1</sub>	TTL Standby Current (TTL Inputs)	CS2 = V <sub>IL</sub> f = 0Hz	Com. Ind. Auto.	0.3 0.3 0.5	mA
I <sub>SB2</sub>	CMOS Standby Current (CMOS Inputs)	(1) 0V ≤ CS2 ≤ 0.2V OR (2) CS1 ≥ V <sub>DD</sub> - 0.2V, CS2 ≥ V <sub>DD</sub> - 0.2V OR (3) LB and UB ≥ V <sub>DD</sub> - 0.2V CS1 ≤ 0.2V, CS2 ≥ V <sub>DD</sub> - 0.2V, f = 0Hz	Com. Ind. Auto.	4 6 15	µA

**IS62WV12816DALL/DBLL, IS65WV12816DALL/DBLL**
**IS62/65WV12816DBLL, POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)**

Symbol	Parameter	Test Conditions	Max	Max.	Max.	Unit	
			35	45	55		
I <sub>CC</sub>	V <sub>DD</sub> Dynamic Operating Supply Current	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub>	Com.	22	20	18	mA
			Ind.	23	21	19	
			Auto.	35	30	25	
			typ. <sup>(2)</sup>	15	12	10	
I <sub>CC1</sub>	Operating Supply Current	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA, f = 0	Com.	3	3	3	mA
			Ind.	3	3	3	
			Auto.	4	4	4	
I <sub>SB1</sub>	TTL Standby Current (TTL Inputs)	C <sub>S2</sub> = V <sub>IL</sub> , f = 0Hz	Com.	0.2	0.2	0.2	mA
			Ind.	0.2	0.2	0.2	
			Auto.	0.3	0.3	0.3	
I <sub>SB2</sub>	CMOS Standby Current (CMOS Inputs)	(1) 0V ≤ C <sub>S2</sub> ≤ 0.2V OR (2) C <sub>S1</sub> ≥ V <sub>DD</sub> - 0.2V, C <sub>S2</sub> ≥ V <sub>DD</sub> - 0.2V OR (3) <u>L<sub>B</sub></u> and <u>U<sub>B</sub></u> > V <sub>DD</sub> - 0.2V C <sub>S1</sub> ≤ 0.2V, C <sub>S2</sub> ≥ V <sub>DD</sub> - 0.2V f = 0Hz	Com.	5	5	5	μA
		Ind.	7	7	7		
		Auto.	25	25	25		
		typ. <sup>(2)</sup>	2	2	2		



**Note:**

1. At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
2. Typical values are measured at V<sub>DD</sub> = 3.0V, T<sub>A</sub> = 25°C and not 100% tested.

**AC TEST CONDITIONS**

Parameter	IS62/65WV12816DALL (Unit)	IS62/65WV12816DBLL (Unit)
Input Pulse Level	0.4V to V <sub>DD</sub> -0.2V	0.4V to V <sub>DD</sub> -0.3V
Input Rise and Fall Times	1V/1ns	1V/1ns
Input and Output Timing and Reference Level	V <sub>REF</sub>	V <sub>REF</sub>
Output Load	See Figures 1 and 2	See Figures 1 and 2

	1.8V ± 10%	2.5V - 3.6V
R <sub>1</sub> (Ω)	3070	3070
R <sub>2</sub> (Ω)	3150	3150
V <sub>REF</sub>	0.9V	1.5V
V <sub>TM</sub>	1.8V	2.8V



**AC TEST LOADS****Figure 1****Figure 2**

**READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)**

<b>Symbol</b>	<b>Parameter</b>	<b>35 ns</b>		<b>45 ns</b>		<b>55 ns</b>		<b>Unit</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
t <sub>RC</sub>	Read Cycle Time	35	—	45	—	55	—	ns
t <sub>AA</sub>	Address Access Time	—	35	—	45	—	55	ns
t <sub>TOHA</sub>	Output Hold Time	10	—	10	—	10	—	ns
t <sub>TACS1/TACS2</sub>	CS1/CS2 Access Time	—	35	—	45	—	55	ns
t <sub>DOE</sub>	OE Access Time	—	15	—	20	—	25	ns
t <sub>HZOE<sup>(2)</sup></sub>	OE to High-Z Output	—	10	—	15	—	20	ns
t <sub>LZOE<sup>(2)</sup></sub>	OE to Low-Z Output	5	—	5	—	5	—	ns
t <sub>HZCS1/HZCS2<sup>(2)</sup></sub>	CS1/CS2 to High-Z Output	0	10	0	15	0	20	ns
t <sub>LZCS1/LZCS2<sup>(2)</sup></sub>	CS1/CS2 to Low-Z Output	10	—	10	—	10	—	ns
t <sub>BA</sub>	LB, UB Access Time	—	35	—	45	—	55	ns
t <sub>HZB</sub>	LB, UB to High-Z Output	0	10	0	15	0	20	ns
t <sub>LZB</sub>	LB, UB to Low-Z Output	0	—	0	—	0	—	ns

**Notes:**

1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).
2. Tested with the load in Figure 2. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.

**AC WAVEFORMS****READ CYCLE NO. 1<sup>(1,2)</sup>** (Address Controlled) ( $\overline{CS1} = \overline{OE} = V_{IL}$ ,  $CS2 = \overline{WE} = V_{IH}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ )**AC WAVEFORMS****READ CYCLE NO. 2<sup>(1,3)</sup>** ( $\overline{CS1}$ ,  $CS2$ ,  $\overline{OE}$ , AND  $\overline{UB}/\overline{LB}$  Controlled)**Notes:**

1.  $\overline{WE}$  is HIGH for a Read Cycle.
2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CS1}$ ,  $\overline{UB}$ , or  $\overline{LB} = V_{IL}$ .  $CS2 = \overline{WE} = V_{IH}$ .
3. Address is valid prior to or coincident with  $\overline{CS1}$  LOW transition.


**WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,2)</sup> (Over Operating Range)**

Symbol	Parameter	35 ns		45 ns		55 ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>WC</sub>	Write Cycle Time	35	—	45	—	55	—	ns
t <sub>SCS1</sub> /t <sub>SCS2</sub>	CS1/CS2 to Write End	25	—	35	—	45	—	ns
t <sub>AW</sub>	Address Setup Time to Write End	25	—	35	—	45	—	ns
t <sub>HA</sub>	Address Hold from Write End	0	—	0	—	0	—	ns
t <sub>SA</sub>	Address Setup Time	0	—	0	—	0	—	ns
t <sub>PWB</sub>	LB, UB Valid to End of Write	30	—	35	—	45	—	ns
t <sub>PWE</sub>	WE Pulse Width	30	—	35	—	40	—	ns
t <sub>SD</sub>	Data Setup to Write End	15	—	20	—	25	—	ns
t <sub>HD</sub>	Data Hold from Write End	0	—	0	—	0	—	ns
t <sub>HZWE</sub> <sup>(3)</sup>	WE LOW to High-Z Output	—	20	—	20	—	20	ns
t <sub>LZWE</sub> <sup>(3)</sup>	WE HIGH to Low-Z Output	5	—	5	—	5	—	ns

**Notes:**

1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).
2. The internal write time is defined by the overlap of CS1 LOW, CS2 HIGH and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

## AC WAVEFORMS


WRITE CYCLE NO. 1<sup>(1,2)</sup> ( $\overline{CS1}$  Controlled,  $\overline{OE}$  = HIGH or LOW)

## Notes:

1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the  $\overline{CS1}$ , CS2 and  $\overline{WE}$  inputs and at least one of the  $\overline{LB}$  and  $\overline{UB}$  inputs being in the LOW state.
2. WRITE =  $(\overline{CS1}) [ (\overline{LB}) = (\overline{UB}) ] (\overline{WE})$ .


## AC WAVEFORMS

**WRITE CYCLE NO. 2 ( $\overline{WE}$  Controlled:  $\overline{OE}$  is HIGH During Write Cycle)**




## AC WAVEFORMS

**WRITE CYCLE NO. 3** ( $\overline{WE}$  Controlled:  $\overline{OE}$  is LOW During Write Cycle)



## AC WAVEFORMS

WRITE CYCLE NO. 4 ( $\overline{UB}/\overline{LB}$  Controlled)


## DATA RETENTION SWITCHING CHARACTERISTICS


Symbol	Parameter	Test Condition	Min.	Max.	Unit
$V_{DR}$	V <sub>DD</sub> for Data Retention	See Data Retention Waveform	1.5	3.6	V
$I_{DR}$	Data Retention Current	$V_{DD} = V_{DR(min)}$ , (1) $0V \leq CS_2 \leq 0.2V$ , or (2) $\bar{CS}_1 \geq V_{DD} - 0.2V$ , $CS_2 \geq V_{DD} - 0.2V$ or (3) $\bar{LB}$ and $\bar{UB} \geq V_{DD} - 0.2V$ , $\bar{CS}_1 \leq 0.2V$ , $CS_2 \geq V_{DD} - 0.2V$	Com. Ind. Auto. typ. <sup>(2)</sup>	— — — 2	$\mu A$ $\mu A$ $\mu A$ $\mu A$
$t_{SDR}$	Data Retention Setup Time	See Data Retention Waveform	0	—	ns
$t_{RDR}$	Recovery Time	See Data Retention Waveform	$t_{RC}$	—	ns

**Note:**


1. Typical values are measured at  $V_{DD} = V_{DR(min)}$ ,  $T_A = 25^\circ C$  and not 100% tested.

## DATA RETENTION WAVEFORM (CS2 Controlled)



**DATA RETENTION WAVEFORM (CS1Controlled)**
**Note:**

1. CS2 must satisfy either  $CS2 \geq Vcc - 0.2V$  or  $CS2 \leq 0.2V$

**DATA RETENTION WAVEFORM ( $\overline{UB}$ and  $\overline{LB}$  Controlled)**
**Note:**

1. CS2 must satisfy either  $CS2 \geq Vcc - 0.2V$  or  $CS2 \leq 0.2V$
2.  $\overline{CS1}$  must satisfy either  $CS1 \geq Vcc - 0.2V$  or  $CS1 \leq 0.2V$

**IS62WV12816DALL/DBLL, IS65WV12816DALL/DBLL****ORDERING INFORMATION: IS62WV12816DALL (1.65V - 2.2V)****Industrial Range: -40°C to +85°C**

<b>Speed (ns)</b>	<b>Order Part No.</b>	<b>Package</b>
55	IS62WV12816DALL-55TI	TSOP (Type II)
	IS62WV12816DALL-55B1	mini BGA (6mm x 8mm)
	IS62WV12816DALL-55BL1	mini BGA (6mm x 8mm), Lead-free
	IS62WV12816DALL-55B2I	mini BGA (6mm x 8mm), 2 CS Option


**ORDERING INFORMATION: IS62WV12816DBLL (2.5V - 3.6V)****Industrial Range: -40°C to +85°C**

<b>Speed (ns)</b>	<b>Order Part No.</b>	<b>Package</b>
35	IS62WV12816DBLL-35TLI	TSOP (Type II), Lead-free
	IS62WV12816DBLL-35BL1	mini BGA (6mm x 8mm), Lead-free
	IS62WV12816DBLL-35B2LI	mini BGA (6mm x 8mm), 2 CS Option, Lead-free
45	IS62WV12816DBLL-45TLI	TSOP (Type II), Lead-free
	IS62WV12816DBLL-45BL1	mini BGA (6mm x 8mm), Lead-free
	IS62WV12816DBLL-45B2LI	mini BGA (6mm x 8mm), 2 CS Option, Lead-free
55	IS62WV12816DBLL-55TI	TSOP (Type II)
	IS62WV12816DBLL-55TLI	TSOP (Type II), Lead-free
	IS62WV12816DBLL-55BI	mini BGA (6mm x 8mm)
	IS62WV12816DBLL-55BL1	mini BGA (6mm x 8mm), Lead-free
	IS62WV12816DBLL-55B2I	mini BGA (6mm x 8mm), 2 CS Option
	IS62WV12816DBLL-55B2LI	mini BGA (6mm x 8mm), 2 CS Option, Lead-free

**ORDERING INFORMATION: IS65WV12816DBLL (2.5V - 3.6V)****Automotive Range (A3): -40°C to +125°C**

<b>Speed (ns)</b>	<b>Order Part No.</b>	<b>Package</b>
45	IS65WV12816DBLL-45CTLA3	TSOP (Type II), Lead-free, Copper Leadframe
	IS65WV12816DBLL-45BLA3	mini BGA (6mm x 8mm), Lead-free

SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A		1.20			0.047	
A1	0.20		0.30	0.008		0.012
$\phi$ b	0.30	0.35	0.40	0.012	0.014	0.016
D	7.90	8.00	8.10	0.311	0.315	0.319
D1	5.25	BSC		0.207	BSC	
E	5.90	6.00	6.10	0.232	0.236	0.240
E1	3.75	BSC		0.148	BSC	
e	0.75	BSC,		0.030	BSC,	
ZD	1.375	REF.		0.054	REF.	
ZE	1.125	REF.		0.044	REF.	



### NOTE :

1. CONTROLLING DIMENSION : MM.
2. Reference document : JEDEC MO-207

