

**18-Bit Universal Bus Transceiver
With 3-State Outputs**
Product Features

- PI74ALVCH162601 is designed for low voltage operation
- V_{CC}=2.3V to 3.6V
- Hysteresis on all inputs
- Typical V_{OOLP} (Output Ground Bounce) <0.8V at V_{CC}=3.3V, T_A=25°C
- Typical V_{OOLH} (Output VOH Undershoot) <2.0V at V_{CC}=3.3V, T_A=25°C
- Bus Hold retains last active bus state during 3-STATE, eliminating the need for external pullup resistors
- Industrial operation at -40°C to +85°C
- Packages available:
 - 56-pin 240 mil wide plastic TSSOP (A)
 - 56-pin 300 mil wide plastic SSOP (V)

Product Description

Pericom Semiconductor's PI74ALVCH series of logic circuits are produced in the Company's advanced 0.5 micron CMOS technology, achieving industry leading speed.

The PI74ALVCH162601 uses D-type latches and D-type flip-flops with 3-state outputs to allow data flow in transparent, latched, and clocked modes.


Data flow in each direction is controlled by Output Enable (OEAB and OEBA), Latched Enable (LEAB and LEBA), and Clock (CLKAB and CLKBA) inputs. The clock can be controlled by the Clock Enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is low, the outputs are active. When OEAB is HIGH, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CLKENBA.

To reduce overshoot and undershoot, the B-port outputs include 26Ω series resistors.

To ensure the high-impedance state during power up or power down, OE should be tied to Vcc through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The PI74ALVCH162601 has "Bus Hold" which retains the data input's last state whenever the data input goes to high-impedance preventing "floating" inputs and eliminating the need for pullup/down resistors.

Logic Block Diagram


Product Pin Description

Pin Name	Description
<u>CLKEN</u>	Clock Enable Input (Active LOW)
<u>OE</u>	Output Enable Input (Active LOW)
LE	Latch Enable (Active HIGH)
CLK	Clock Input (Active HIGH)
Ax	Data I/O
Bx	Data I/O
GND	Ground
Vcc	Power

Product Pin Configuration



Truth Table^{(1)†}

Inputs					Output B
CLKENAB	OEAB	LEAB	CLKAB	A	
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B _{0‡}
H	L	L	X	X	B _{0‡}
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L	X	B _{0‡}
L	L	L	H	X	B _{0§}

Notes:

- 1. H = High Signal Level
 - L = Low Signal Level
 - Z = High Impedance
 - ↑ = LOW-to-HIGH Transition
 - † A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.
 - ‡ Output level before the indicated steady-state input conditions were established.
 - § Output level before the indicated steady-state input conditions were established, provided that CLKAB is LOW before LEAB goes LOW.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Supply Voltage Range, V _{CC}	-0.5V to 4.6V
Input Voltage Range, V _I :	
Except I/O ports (See Note 1):	-0.5V to 4.6V
I/O ports (See Notes 1 and 2)	-0.5V to V _{CC} + 0.5V
Output Voltage Range, V _O (See Notes 1 and 2)	-0.5V to V _{CC} + 0.5V
Input Clamp current, I _{IK} (V _I < 0)	-50mA
Output Clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50mA
Continous Output Current, I _O (V _O = 0 to V _{CC})	±50mA
Continous Current through each V _{CC} or GND	±100mA
Maximum Power Dissipation:	
A package	1W
V package	1.4W

Notes:

1. The input and output negative-voltage ratings maybe exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750mils.

Recommended Operating Conditions⁽¹⁾

Parameters	Description	Test Conditions	Min.	Typ.	Max.	Units
V _{CC}	Supply Voltage		2.3		3.6	
V _{IH}	Input HIGH Voltage	V _{CC} = 2.3V to 2.7V	1.7			V
		V _{CC} = 2.7V to 3.6V	2.0			
V _{IL}	Input LOW Voltage	V _{CC} = 2.3V to 2.7V			0.7	
		V _{CC} = 2.7V to 3.6V			0.8	
V _{IN}	Input Voltage		0		V _{CC}	
V _{OUT}	Output Voltage		0		V _{CC}	
I _{OH}	High-level Output Current (A Port)	V _{CC} = 2.3V			-12	mA
		V _{CC} = 2.7V			-12	
		V _{CC} = 3.0V			-24	
I _{OL}	Low-level Output Current (A Port)	V _{CC} = 2.3V			12	
		V _{CC} = 2.7V			12	
		V _{CC} = 3.0V			24	
I _{OH}	High-level Output Current (B Port)	V _{CC} = 2.3V			-6	
		V _{CC} = 2.7V			-8	
		V _{CC} = 3.0V			-12	
I _{OL}	Low-level Output Current (B Port)	V _{CC} = 2.3V			6	
		V _{CC} = 2.7V			8	
		V _{CC} = 3.0V			12	
T _A	Operating Free-Air Temperature	-40		85	°C	

Note:

1. Unused control inputs must be held HIGH or LOW to prevent them from floating.

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, TA = -40°C to +85°C, VCC = 3.3V ± 10%)

Parameters	Test Conditions		V _{CC} ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units
V _{OH} (B Port)	I _{OH} = -100 µA		Min. to Max.	V _{CC} -0.2			V
	I _{OH} = -4 mA	V _{IH} = 1.7V	2.3V	1.9			
		V _{IH} = 1.7V	2.3V	1.7			
	I _{OH} = -6 mA	V _{IH} = 2.0V	3.0V	2.4			
	I _{OH} = -8 mA	V _{IH} = 2.0V	2.7V	2.0			
V _{OH} (A Port)	I _{OH} = -12 mA	V _{IH} = 2.0V	3.0V	2.0			
	I _{OH} = -100 µA		Min. to Max.	V _{CC} -0.2			
	I _{OH} = -6 mA	V _{IH} = 1.7V	2.3V	2.0			
		V _{IH} = 1.7V	2.3V	1.7			
	I _{OH} = -12 mA	V _{IH} = 2.0V	2.7V	2.2			
V _{OL} (B Port)	I _{OL} = 100 µA		Min. to Max.			0.2	
	I _{OL} = 4 mA	V _{IL} = 0.7V	2.3V			0.4	
		V _{IL} = 0.7V	2.3V			0.55	
	I _{OL} = 6 mA	V _{IL} = 0.8V	3.0V			0.55	
	I _{OL} = 8 mA	V _{IL} = 0.8V	2.7V			0.6	
V _{OL} (A Port)	I _{OL} = 12 mA	V _{IL} = 0.8V	3.0V			0.8	
	I _{OL} = 100 µA		Min. to Max.			0.2	
	I _{OL} = 6 mA	V _{IL} = 0.7V	2.3V			0.4	
		V _{IL} = 0.7V	2.3V			0.7	
	I _{OL} = 12 mA	V _{IL} = 0.8V	2.7V			0.4	
I _I	V _I = V _{CC} or GND		3.6V			±5	
I _I (Hold) ⁽³⁾	V _I = 0.7V		2.3V	45			
	V _I = 1.7V			-45			
	V _I = 0.8V		3.0V	75			
	V _I = 2.0V			-75			
	V _I = 0 to 3.6V		3.6V			±500	
I _{OZ} ⁽⁴⁾	V _O = V _{CC} or GND		3.6V			±10	
I _{CC}	V _I = V _{CC} or GND	I _O = 0	3.6V			40	
ΔI _{CC}	One input at V _{CC} -0.6V, Other inputs at V _{CC} or GND		3V to 3.6V			750	
C _I Control Inputs	V _I = V _{CC} or GND		3.3V		4		pF
C _O A or B ports	V _O = V _{CC} or GND		3.3V		8		

Notes:

- For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 3.3V, +25°C ambient and maximum loading.
- Bus Hold maximum dynamic current required to switch the input from one state to another.
- For I/O ports, the I_{OZ} includes the input leakage current.

Timing Requirements over Operating Range

Parameters	Description	$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 2.7V$		$V_{CC} = 3.3V \pm 0.3V$		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
fCLOCK	Clock frequency	0	140	0	150	0	150	MHz
tw Pulse Duration	LE high	3.3		3.3		3.3		ns
	CLK high or low	3.3		3.3		3.3		
tSUSetup time	Data before CLK high	2.3		2.4		2.1		ns
	Data before LE low, CLK high	2.0		1.6		1.6		
	Data before LE low, CLK low	1.3		1.2		1.1		
	CLKEN before CLK high	2.0		2.0		1.7		
tH Hold time	Data after CLK high	0.7		0.7		0.8		ns
	Data after LE low, CLK high	1.3		1.6		1.4		
	Data after LE low, CLK low	1.7		2.0		1.7		
	CLKEN after CLK high	0.3		0.5		0.6		
$\Delta t/\Delta v(1)$	Input Transition Rise or Fall	0	10	0	10	0	10	ns/V

Note:

1. Unused control inputs must be held HIGH or LOW to prevent them from floating.

Switching Characteristics over Operating Range⁽¹⁾

Parameters	From(INPUT)	To(OUTPUT)	$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 2.7V$		$V_{CC} = 3.3 V \pm 0.3V$		Units
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
fMAX			140		150		150		MHz
tPD	A	B	1.8	5.4		5.2	1.6	4.5	ns
tPD	B	A	1.3	4.9		4.6	1	4.1	
tPD	LEAB	B	1.5	6.1		5.9	1.5	5.1	
tPD	LEBA	A	1.4	5.6		5.3	1	4.7	
tPD	CLKAB	B	2	6.7		6.3	1.6	5.5	
tPD	CLKBA	A	1.8	6.2		5.8	1.4	5	
tEN	\overline{OEAB}	B	1.7	6.6		6.7	1.6	5.7	
tDIS	\overline{OEAB}	B	2.5	5.9		5.3	1.8	4.8	
tEN	\overline{OEBA}	A	1.2	6		6.1	1.1	5.2	
tDIS	\overline{OEBA}	A	2.1	5.4		4.8	1.6	4.4	

Notes:

- See test circuit and wave forms.
- Minimum limits are guaranteed but not tested on Propagation Delays.

Operating Characteristics, $T_A = 25^\circ C$

Parameter		Test Conditions	$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 3.3V \pm 0.3V$		Units
			Typical				
CPD Power Dissipation Capacitance		$C_L = 50pF, f = 10 MHz$	41		50		pF
			6		6		