

Application Manual

Real Time Clock Module AB-RTCMK-32.768kHz Series (I²C Interface)



Contents

1.Overview	3
2.Block Diagram	3
3.Outline drawing	4
4.Pin Functions	4
5. Absolute Maximum Ratings	5
6.Recommended Operating Conditions	5
7.Frequency Characteristics	5
8. Electrical Characteristics	
8-1.DC Characteristics	6
8-2.AC Characteristics 1(I ² C BUS Serial Interface)	7
8-3.Timing Chart	7
8-4.AC Characteristics 2(CLKOUT)	8
8-5.Power Supply Rise Time and Fall Time	8
9.Method of Application	
9-1.Time Control Register Table	9
9-2.Register Description	
9-2-1. Time and Calendar Register (Address 00h to 06h)	10
9-2-2.Alarm Registers (Address 07h to 09h)	11
9-2-3.Timer Counter Register (Address 0Ah)	11
9-2-4.Select Registers (Address 0Bh)	12
9-2-5.Flag Registers (Address 0Ch)	13
9-2-6.Control Registers (Address 0Dh)	14
9-3.Interrupt Function Description	
9-3-1.Fixed Cycle Timer Interrupt	15
9-3-2.Alarm Interrupt	17
9-3-3. Time Update Interrupt	18
9-3-4.Interrupt Signal Identification	19
9-4.I ² C-BUS Serial Interface	
9-4-1.System Configuration	19
9-4-2.START Condition and STOP Condition	20
9-4-3.Acknowledge Signal (ACK Signal)	20
9-4-4.Slave Address	21
9-5.I ² C-BUS Date Transfer Sequence	
9-5-1.Data Writing Sequence	21
9-5-2.Data Reading Sequence	22
9-5-3.Data Reading Sequence when Address is not Specification	22
10.Connection with Typical Microcontroller	23
11.32kHz TCXO Circuit	23
12.Cautions	
13. Notes	
14 Terms and Conditions	25



SMALL CERAMIC PACKAGE I²C-BUS Interface Real-time Clock Module


AB-RTCMK-32.768kHz

- Frequency accuracy: +/-5.0ppm (-40deg.C to +85deg.C)
- Temperature compensating operation power supply voltage: 2.0V to 5.5V
- Time keeping Voltage: 1.3V to 5.5V
- I²C-BUS Serial Interface Voltage: 1.5V to 5.5V
- Low consumption current: Typ.0.6μA
 - (VDD=3V, Temperature compensating interval30s, Clock output un-operating)
- I²C-BUS Serial Interface: 400 kHz Fast mode correspondence
- Clock function: Hour/ Min / Sec
- The leap year automatic distinction calendar function by 2099
- Alarm interruption function for day, date, hour and minute settings
- A constant cycle timer interruption function: 244.14us to 255 min
- Time update interruption function: Min / Sec
- Clock output function: 32.768kHz / 1024Hz / 32Hz / 1Hz
- Power supply voltage detection function: 2.0V temperature compensated voltage detection
 1.5V Low power supply voltage detection

1. Overview


This module is a real time clock module of the I2C-BUS interface system which built in 32.768kHz DTCXO. In addition to the clock and the calendar function, it has an alarm interruption function, the constant cycle timer interruption function, the time update interruption function, the clock output function, and the power supply voltage detection function.

2. Block Diagram





3. Outline Drawing



*N.C. connected to VSS inside.

4. Pin Functions

Pin Name	I/O	Function
		This is an input pin used to control the output mode of the CLKOUT pin.
CLKOE	I	When this pin's level is high, the CLKOUT pin is in output mode.
		When it is low, the CLKOUT pin is ''Hi-Z" (High Impedance).
/INT	О	This pin is used to output alarm signals, timer signals, timer update signals, and other signals. This pin is an open drain pin.
V_{SS}		This pin is connected to a ground
		This pin outputs a 32.768kHz signal.
CLKOUT	О	This is the CMOS output pin with output control provided via the CLKOE pin.
SCL	I	This is the serial clock input for I2C BUS communications.
		This is the serial data input/output for I2C BUS communications.
SDA	I/O	This pin's signal is used for input and output of address, data, and ACK bits, synchronized with the serial clock used for I2C communication. This pin is an N-ch open drain pin during output.
V_{DD}	_	This pin is connected to a positive power supply.



5. Absolute Maximum Rating

Parameter	Symbol	Conditions	Rating	Unit
Power supply voltage(*1)	V_{DD}		-0.3 to +6.5	V
Input voltage(*1)	V_{IN}	SCL,SDA,CLKOE	-0.3 to +6.5	V
Output voltage1(*1)(*2)	V_{OUT1}	CLKOUT	-0.3 to V _{DD} +0.3	V
Output voltage2(*1)	V_{OUT2}	SDA,/INT	-0.3 to +6.5	V
Preservation temperature(*3)	T_{STG}		-55 to +125	deg.C

^{*1:} It is a value which must not exceed even a moment.

If it should exceed, there is concern of destruction of IC, characteristic degradation, and a reliability fall

6. Recommendation Operation Conditions

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Power supply voltage	V_{DD}	Ta=-40 to +85deg.C	1.3	3.0	5.5	V
Time keeping voltage	$V_{ m DDT}$	Ta=-40 to +85deg.C	1.3	3.0	5.5	V
Interface operation voltage	V_{int}	Ta=-40 to +85deg.C	1.5	3.0	5.5	V
Temperature compensated operation voltage	V_{TEM}	Ta=-40 to +85deg.C	2.0	3.0	5.5	V

^{*} Since reliability may be affected if it is used out of the recommendation operation condition range, please use it within the limits of this.

7. Frequency Characteristic

Parameter	Item	Conditions	spec	Unit
Frequency accuracy	df/f	Ta=-40 to 85deg.C,V _{DD} =3.0V	+/-5.0*	ppm
Oscillation time of onset	Tsta	Ta=25deg.C,V _{DD} =3.0V	1.0(max.)	sec

^{*} Monthly difference 13 seconds

^{*2:} It is a value which VDD value is a VDD value of recommendation operation power supply voltage.

^{*3:} It is a case of N2 or the simple substance preservation by a vacuum atmosphere.

^{*} About the details of frequency accuracy, I correspond at the time of an individual specification exchange.



Electrical Characteristics

DC Characteristics **8.1.**

 V_{SS} =0V, V_{DD} =3.0V, Ta=-40 to 85deg.C

Parameter	Symbol	Co	onditions		MIN	TYP	MAX	Unit
	I_{DD1}	SCL=SDA=/INT= V _D		$V_{DD} = 5 \text{ V}$		1.0	4.0	
	I_{DD2}	-	CLKOUT Non-operating output Compensation interval 30 s			0.6	2.0	μА
	I_{DD3}	SCL=SDA=/INT=V _{DD}	o, CLKOE= V _{DD}	$V_{DD} = 5 \text{ V}$		2.5	7.0	
Current consumption	$ m I_{DD4}$	CLKOUT output 32.76 pF(*1)output at no load Compensation interval	$V_{DD} = 3 \text{ V}$		1.5	4.0	μΑ	
	I_{DD5}	SCL=SDA=/INT= V _D	$V_{\rm DD} = 5 \text{ V}$		350	700		
	I_{DD6}	CLKOUT Non-operation Clear Compensation Compensation Compensation Compensation Clear Clear Compensation Clear Clea	-	150	300	μΑ		
High level input voltage	V_{IH1}	SCL, SDA, CLKOE pi	$0.8~\mathrm{V_{DD}}$		5.5	V		
Low level input voltage	$V_{\rm IL1}$	SCL, SDA, CLKOE pi	SCL, SDA, CLKOE pins				$0.2 \times V_{DD}$	V
High level input voltage	V_{OH1}	CLKOUT pins	$V_{DD} = 5 \text{ V}, I_{OH}$	_{H1} = -1 mA	4.5		5.0	V
riigii ievei iliput voitage	V_{OH2}	CLKOUT pills	$V_{DD} = 3 \text{ V}, I_{OH}$	$_{H2}$ = -1 mA	2.2		3.0	V
	V_{OL1}	CLKOUT pins	$V_{DD} = 5 \text{ V}, I_{OI}$	$_{1}=1 \text{ mA}$	0.0		0.5	V
	V_{OL2}	CLKOO1 pins	$V_{DD} = 3 \text{ V}, I_{OI}$	_2= 1 mA	0.0		0.8	v
Low level input voltage	V_{OL3}	/INT pins	$V_{DD} = 5 \text{ V}, I_{OI}$	$_{.3}$ = 1 mA	0.0		0.25	V
	V_{OL4}	/IIVI pilis	$V_{DD} = 3 \text{ V}, I_{OI}$	₄ = 1 mA	0.0		0.4	v
	V_{OL5}	SDA pins	$V_{DD} \ge 2 \text{ V}, I_{OL}$	$_{.5}$ = 3 mA	0.0		0.4	V
Input leak current	I_{LK}	CLKOE, SCL, SDA pi	V_{SS}	-0.5		0.5	μΑ	
Output leak current	I_{OZ}	CLKOUT, /INT, SDA	-0.5		0.5	μΑ		
Power supply voltage	$V_{ m DET1}$	Temperature compensate detection (*2)	Temperature compensating operation voltage			1.9	2.0	V
Detection voltage	V_{DET2}	Low power supply vol	tage detection		1.3	1.4	1.5	V

^{*1:} CLOUT is the IC external load capacitance connected to CLKOUT.

^{*2:} When VDD falls below VDET1, the internal detection circuit operates, and the intermittent temperature sensor output A/D converter stops. At the same time, the current data value in the CL[10-0] oscillator capacitance switching bits is retained. When VDD rises above VDETI again, the intermittent temperature sensor A/D converter is enabled.




8.2. AC Characteristics

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
SCL clock frequency	f_{SCL}				400	kHz
Start condition setup time	t _{SU;STA}		0.6			S
Start condition hold time	t _{HD;STA}		0.6			S
Data setup time	t _{SU;DAT}		100			ns
Data hold time	t _{HD;DAT}		0		900	ns
Stop condition setup time	t _{SU;STO}		0.6			S
Bus free time between start and stop conditions	t _{BUF}		1.3			S
SCL "L" pulse width	t_{LOW}		1.3			S
SCL "H" pulse width	$t_{ m HIGH}$		0.6			S
SCL,SDA rise time	t _r	20%→80%			0.3	S
SCL,SDA fall time	t_{f}	80%→20%			0.3	S
Maximum bus spike time	t_{SP}				50	ns
Due line lead conseitance	C	$V_{DD} \ge 1.8V$			400	ъE
Bus line load capacitance	C_b	$V_{DD} \cdot 1.8V$			50	pF

^{*}WF8592A access from the transfer of the start condition until the stop condition should be completed within 0.5 seconds. If the access exceeds 0.5 seconds, an internal monitor timer forcibly terminates the RTC bus interface access.


8.3. Timing Chart





8.4. AC Characteristics


Parameter	Symbol	Co	onditions	MIN	TYP	MAX	Unit	
CLKOUT duty	Duty	C_{LOUT} =15pF, (40	50	60	%		
			V _{DD} =1.8 to 5.5V		-	70	ns	
CLKOUT rise time	t_{rC}	C_{LOUT} =15pF 20% \rightarrow 80%	C_{LOUT} =15pF 20% \rightarrow 80%	V _{DD} =1.5 to 5.5V			180	ns
			V _{DD} =1.5 to 5.5V			1100	ns	
			V _{DD} =1.8 to 5.5V			70	ns	
CLKOUT fall time t_{fC}	C_{LOUT} =15pF 80% \rightarrow 20%	V _{DD} =1.5 to 5.5V			180	ns		
		2070	V _{DD} =1.3 to 5.5V			1100	ns	



8.5. Power Supply Rise Time and Fall Time

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Startup supply voltage rise time(*1)	t _{r1}		10		10	ms/V
Backup transition supply voltage fall time(*1)	t _{fl}		5			us/V
Backup return supply voltage rise time(*1)	T _{r2}		5			us/V

^{*1:} This device is equipped with a power-on reset circuit to initialize internal settings when power is first applied. If supply voltage rise time or fall time are outside the specified time, there is a possibility that the power on reset circuit may not be activated when power is first applied or during the backup transition/return cycle. Ensure supply voltage rise times and fall times are within the specified values for stable, correct, power-on reset circuit operation.





9. Method of Application

9.1. Time Control Register Table

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
00h	SEC	-	S40	S20	S10	S8	S4	S2	S1
01h	MIN	-	M40	M20	M10	M8	M4	M2	M1
02h	HOUR	-	-	H20	H10	Н8	H4	Н2	H1
03h	WEEK	-	-	-	-	-	W4	W2	W1
04h	DAY	-	-	D20	D10	D8	D4	D2	D1
05h	MONTH	-	-	-	MO10	MO8	MO4	MO2	MO1
06h	YEAR	Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1
07h	MIN Alarm	AE	MA40	MA20	MA10	MA8	MA4	MA2	MA1
08h	HOUR Alarm	AE	RAM	HA20	HA10	HA8	HA4	HA2	HA1
001-	WEEK Alarm	AF	WA6	WA5	WA4	WA3	WA2	WA1	WA0
09h	DAY Alarm	AE	RAM	DA20	DA10	DA8	DA4	DA2	DA1
0Ah	Timer Counter	T128	T64	T32	T16	Т8	T4	T2	T1
0Bh	Select Register	TCS1	TCS0	CFS1	CFS0	TSS1	TSS0	AS	UTS
0Ch	Flag Register	-	-	VDHF	VDLF	-	TF	AF	UTF
0Dh	Control Register	RESET	TEST	RAM	FIE	TE	TIE	AIE	UTIE

^{*} The register values are undefined when power is first applied; ensure the device is configured before use. Note that the TCS1, TCS0, CFS1, TEST, FIE, TE, TIR, AIE, and UTIE bits are reset to "0", and the VDLF bit is set to "1" when power is applied.

^{*} Bits indicated by a hyphen "-" are read-only bits with read output value of "0".

^{*} Only "0" data values can be written to the VDHF, VDLF, TF, AF, and UTF bits.

^{*} The TEST bit is a reserved bit for manufacturer testing, and should always be set to "0" for normal operation.

^{*} Since the write-in read-out operation to Address 0Eh and 0Fh causes malfunction, it is considered as an access inhibit.



9.2. Register Description

9.2.1. Time and Calendar Register (Address 00h to 06h)

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
00h	SEC	-	S40	S20	S10	S8	S4	S2	S1
01h	MIN	-	M40	M20	M10	M8	M4	M2	M1
02h	HOUR	-	-	H20	H10	Н8	Н4	Н2	H1
03h	WEEK	-	-	-	-	-	W4	W2	W1
04h	DAY	-	-	D20	D10	D8	D4	D2	D1
05h	MONTH	-	-	-	MO10	MO8	MO4	MO2	MO1
06h	YEAR	Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1

Data format

The time and calendar data is represented in BCD format.

•HOUR register

The HOUR register contains the hour in 24-hour display mode.

•WEEK register

The WEEK register increments using a 7-step up-counter(W4W2W1)=(000)—(001) —... \rightarrow (110) \rightarrow (000). The logic table for the (W4W2W1) bits for the day of the week are configurable by the user.

•YEAR register

The YEAR register contains the last 2 digits of the western calendar year.

•Automatic leap year correction function

The automatic leap year correction function corrects for leap years between 2000 and 2099.

•Example time and calendar setting

For a time of 5:43:21 in the morning on Sunday, July 6, '98 (assuming the WEEK register setting for Sunday =(W4W2W1)=(000))

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Tradi ess	1 unction	DIC 7	510 0	510 0	, DIC .	DIC C	510 2	DIV 1	510
00h	SEC	_	0	1	0	0	0	0	1
01h	MIN	_	1	0	0	0	0	1	1
02h	HOUR	_	_	0	0	0	1	0	1
03h	WEEK	-	_	_	_	-	0	0	0
04h	DAY	-	_	0	0	0	1	1	0
05h	MONTH	_	_	_	0	0	1	1	1
06h	YEAR	1	0	0	1	1	0	0	0

^{*}Time and calendar setting that are invalid will result in malfunction. Always ensure the data settings are valid.



9.2.2. Alarm Registers (Address 07h to 09h)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
07h	MIN Alarm	AE	MA40	MA20	MA10	MA8	MA4	MA2	MA1
08h	HOUR Alarm	AE	RAM	HA20	HA10	HA8	HA4	HA2	HA1
001	WEEK Alarm	A E	WA6	WA5	WA4	WA3	WA2	WA1	WA0
09h	DAY Alarm	AE	RAM	DA20	DA10	DA8	DA4	DA2	DA1

These registers specifies the alarm time using day of the week, day, hour, and minute settings. Address 09h specifies the day of the week or the day setting, selected by the AS (Alarm Select) bit in address 0Bh. The AF (Alarm Flag) bit in address 0Ch is set to "1" when a time is specified in the Alarm Registers.

• Assigning the day of the week using the WEEK Alarm register bits

The WEEK Alarm register WA0 to WA6 bits correspond to the bits in the WEEK register in address 03h:
(W4W2W1) = (000) to (110).

Example: When the WEEK register setting for Sunday = (W4W2W1) = (000)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
09h	WEEK Alarm	AE	Sat	Fri	Thu	Wed	Tue	Mon	Sun

The alarm can be set arbitrarily for multiple days of the week.

Example: Monday to Friday alarm, when the WEEK register setting for Sunday = (W4W2W1) = (000)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
09h	WEEK Alarm	0	0	1	1	1	1	1	0

• Minute alarm, hourly alarm, daily alarm function

When the AE (Alarm Enable) bit 7 in a register is set to "1", the alarm is set to be triggered after every increment (minute, every hour, or every day) of the corresponding register.

Example: Alarm setting for 15 minutes past the hour for every hour

Address	Function	bit 7	bit 7 bit 6		bit 4	bit 3	bit 2	bit 1	bit 0
07h	MIN Alarm	0	0	0	1	0	1	0	1
08h	HOUR Alarm	1	Don't care bits when bit 7 = "1"						

[•] RAM bit

Can be used as a general-purpose RAM bit.

9.2.3. Timer Counter Register (Address 0Ah)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0Ah	Timer Counter	T128	T64	T32	T16	Т8	T4	T2	T1

This register specifies the count value of a down-counter used for fixed-cycle timer interrupts.

The fixed-cycle timer source clock is specified using the TSS1 and TSS0 (Timer Source Clock Select) bits in address 0Bh.

When the TE (Timer Enable) bit in address 0Dh is changed from "0" to "1", the counter starts counting down from the specified count value. When the down-counter reaches zero, the TF (Timer Flag) bit in address 0Ch is set to "1".

The down-counter continually repeats counting down from the specified count value while the TE bit is set to "1".



9.2.4. Select Register (Address 0Bh)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0Bh	Select Register	TCS1	TCS0	CFS1	CFS0	TSS1	TSS0	AS	UTS

• TCS (Temperature Compensation Select) bits

The TCS bits select the temperature compensation, operating interval.

Temperature compensation operates in sync with the clock register timing.

TCS1	TCS0	Temperature compensation operating interval
0	0	0.5 sec
0	1	2 sec
1	0	10 sec
1	1	30 sec

^{*} When power is applied, TCS is reset to "00" and 0.5 sec temperature compensation operating interval is selected.

• CFS (CLKOUT Frequency Select) bits

The CFS bits select the CLKOUT output frequency.

CFS1	CFS0	CLKOUT output frequency
0	0	32.768 kHz
0	1	1024 Hz
1	0	32 Hz
1	1	1 Hz

^{*} When power is applied, CFS is reset to "00" and 32.768 kHz CLKOUT output frequency is selected.

• TSS (Timer Source Clock Select) bit

The TSS bits select the fixed-cycle timer source clock.

TSS1	TSS0	Timer source clock
0	0	4096 Hz
0	1	64 Hz
1	0	1 Hz
1	1	1/60 Hz

• AS (Alarm Select) bit

The AS bit selects day of week alarm or day alarm.

The alarm data in address 09h is interpreted according to the following alarm setting.

AS	Alarm type
0	Day of week alarm
1	Day alarm

• UTS (Update Time Select) bit

The UTS bit selects the timing for generating time update interrupts.

UTS	Time update interrupt timing
0	Seconds digits update
1	Minutes digits update



9.2.5. Flag Register (Address 0Ch)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0Ch	Flag Register	-	-	VDHF	VDLF	-	TF	AF	UTF

• VDHF (Voltage Detect High Flag) bit

The VDHF bit is the temperature compensation operating voltage detection flag.

Voltage detection is performed intermittently in sync with the temperature compensation operating interval timing.

VDHF	Description
0	Supply voltage is V _{DET1} (2.0 V max.) or higher
1	Supply voltage is V _{DET1} (2.0 V max.) or lower

^{*} After detection, the VDHF bit is set to "1" and the value is maintained until you write "0". Only "0" data can be written to this bit.

• VDLF (Voltage Detect Low Flag) bit

The VDLF bit is the supply voltage under-voltage detection and power-ON reset signal detection flag. Voltage detection is performed intermittently in sync with the temperature compensation operating interval timing.

VDLF	Description		
0	Supply voltage is V_{DET2} (1.5 V max.) or higher, or power-ON reset signal undetected		
1	Supply voltage is V_{DET2} (1.5 V max.) or lower, or power-ON reset signal detected.		

^{*} After detection, the VDLF bit is set to "1" and the value is maintained until you write "0". Only "0" data can be written to this bit.

• TF (Timer Flag) bit

The TF bit is the fixed-cycle timer interrupt detection flag.

TF	Description	
0	Normal operation	
1	Fixed-cycle down-counter zero detected	

^{*} After detection, the TF bit is set to "1" and the value is maintained until you write "0". Only "0" data can be written to this bit.

• AF (Timer Flag) bit

The AF bit is the alarm interrupt detection flag.

AF	Description	
0	Normal operation	
1	Alarm time detected	

^{*} After detection, the AF bit is set to "1" and the value is maintained until you write "0". Only "0" data can be written to this bit.

• UTF (Update Time Flag) bit

The UTF bit is the time update interrupt detection flag.

UTF	Description
0	Normal operation
1	Time update completion detected

^{*} After detection, the UTF bit is set to "1" and the value is maintained until you write "0". Only "0" data can be written to this bit.



9.2.6. Control Register (Address 0Dh)

I	Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	0Dh	Control Register	RESET	TEST	RAM	FIE	TE	TIE	AIE	UTIE

• RESET bit

RESET	Description	
0	Normal operation	
1	1 to 64 Hz frequency divider counter reset. Clock function stops.	

^{*} After setting the RESET bit to "1", this bit is reset to "0" after a STOP condition is received, after restart, or after a 0.5 sec I²C-bus interface reset.

• TEST bit

The TEST bit is for manufacturer testing. Leave set to "0" for normal operation.

TE	ST	Description
C)	Normal operating mode
1		Test mode

• RAM bit

Can be used as a general-purpose RAM bit.

• FIE (Frequency Interrupt Enable) bit

The FIE bit is the enable bit for the 50% duty, 1 Hz signal output on /INT.

FIE	Description	
0	/INT 1 kHz output disable	
1	/INT 1 kHz output enable	

^{*} When power is applied, FIE is reset to "0" and /INT output disable is selected.

• TE (Timer Enable) bit

The TE bit enables the fixed-cycle timer down-counter.

TE	Counter operation
0	Timer count stop
1	Timer count start

^{*} When power is applied, TE is reset to "0" and timer count stop is selected.

• TIE, AIE, UTIE (Timer, Alarm, Update Time Interrupt Enable) bits

The TIE, AIE, and UTIE bits enable the interrupt signal outputs on /INT. TIE controls the fixed-cycle timer interrupt output, AIE controls the alarm interrupt output, and UTIE controls the time update interrupt output.

TIE, AIE, UTIE	Description
0	/INT output disable
1	/INT output enable

^{*} When power is applied, these bits are reset to "0" and /INT output disable is selected.


The output from /INT is the logical-OR of the fixed-cycle timer interrupt, alarm interrupt, time update interrupt, and FIE-controlled 1 Hz signal outputs.



9.3. Interrupt Function Description

9.3.1. Fixed Cycle Timer Interrupt

The fixed-cycle timer interrupt function generates an interrupt using the cycle count specified by the value in the timer counter register (Address 0Ah) and the frequency specified by the timer source clock bits (TSS1, TSS0, in Address 0Bh). When the interrupt is generated (when the timer count reaches zero), TF is set to "1" and the /INT interrupt signal is output, subject to the state of the TIE timer interrupt enable bit, as shown in the following diagram. The fixed-cycle interrupt operation continues repeatedly while the TE timer enable bit is set to "1".



- *1: When an interrupt is generated and TIE is "1", a single LOW-level pulse is output on /INT. The pulse width is given below.
- *2: If the TF bit is reset to "0" during the /INT LOW-level pulse output after an interrupt, the /INT output immediately stops

TIE	Description
0	/INT fixed-cycle timer interrupt output disable
1	/INT fixed-cycle timer interrupt output enable


* If not using the fixed-cycle timer interrupt function, the timer counter register (Address 0Ah) can be used as general-purpose RAM by setting the TE and TIE bits to "0".

TSS1	TSS0	Source clock	Low-level output (t ₁)
0	0	4096 Hz	0.122ms
0	1	64 Hz	7.81ms
1	0	1 Hz	7.81ms
1	1	1/60 Hz	7.81ms



• Timer start timing

In write mode, the timer count operation starts from the falling edge of the clock after writing to Address 0Dh, as shown in the following diagram.



• Fixed-cycle timer length

The fixed-cycle timer length is determined by the settings for the timer counter and source clock.

Assignable cycle length: 244.14us to 255min

Fixed-cycle timer length = Timer counter set value * Source clock period (* : The source clock period is the inverse of the source clock frequency.)

- * : The fixed-cycle timer length has an error of up to 1 source clock period due to the propagation through the internal circuits.
- Example : Register settings for fixed-cycle timer interrupts For 10-minute fixed-cycle interrupts:

Address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0Ch			VDHF	VDLF		0(TF)	AF	UTF
0Dh	RESET	TEST	RAM	FIE	0(TE)	0(TIE)	AIE	UTIE

-Set TF,TE,TIE to "0" to prevent incorrect operation



Address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0Ah	0	0	0	0	1	0	1	0
0Bh	TCS1	TCS0	CFS1	CFS0	1(TSS1)	1(TSS0)	AS	UTS

-Set fixed-cycle timer length

- -Set timer count register to 10(0Ah)
- -Set source clock to 1 minute (TSS1,TSS0)=(11)



Address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0Dh	RESET	TEST	RAM	FIE	1(TE)	1(TIE)	AIE	UTIE


-Set TE, TIE to "1" to start the timer and enable the /INT output. When the count reaches zero, enters wait state for fixed- cycle timer interrupt



9.3.2. **Alarm Interrupt**

The alarm interrupt function generates an interrupt when the clock matches the time setting in the alarm register. When the interrupt is generated, AF is set to "1" and the /INT interrupt signal is output, subject to the state of the AIE alarm interrupt enable bit, as shown in the following diagram.

The alarm interrupt timing occurs when the seconds digits change from 59 seconds to 0 seconds and carries over into the minutes digits.



AIE	Description						
0	/INT alarm interrupt output disable						
1	/INT alarm interrupt output enable						

^{*} If not using the alarm interrupt function, the alarm registers (Address 07h to 09h) can be used as general-purpose RAM by setting AIE bit to "0".

Example: Register setting for alarm interrupts

For 7:00am alarm from Monday to Friday:

(assuming the WEEK register (Address 03h)setting for Sunday=(W4W2W1)=(000))

Address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0Dh	RESET	TEST	RAM	FIE	TE	TIE	0(AIE)	UTIE

Address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
07h	0	0	0	0	0	0	0	0
08h	0	0	0	0	0	1	1	1
09h	0	0	1	1	1	1	1	0
0Bh	TCS1	TCS0	CFS1	CFS0	TSS1	TSS0	0(AS)	UTS

Address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0Ch			VDHF	VDLF		TF	0(AF)	UTF

Address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0Dh	RESET	TEST	RAM	FIE	TE	TIE	1(AIE)	UTIE

-Set AIE to "0" to prevent incorrect operation



- -Set the alarm time
 - -Set the minutes alarm register to 0 minutes (00h)
 - -Set the hour alarm register to 7 o'clock (07h)
 - -Set the day-of-week alarm register to Monday-Friday (3Eh)
 - -Set AS to "0" to select day-of-week alarm






-Set AIE to "1" to enable the /INT output. Enters wait state for alarm interrupt



9.3.3. Time Update Interrupt

The time update interrupt function generates an interrupt whenever the seconds or minutes digits are updated. When the interrupt is generated, UTF is set to "1" and the /INT interrupt signal is output, subject to the state of the UTIE time update interrupt enable bit, as shown in the following diagram. The time update interrupt timing occurs when the digits specified by the UTS bit are updated.

When the RESET bit in Address 0Dh is set to "1", time update interrupts are not generated.



LOW output end (*1) | If the UTF bit is reset to "0" during the LOW output pulse (tL), the /INT output forcibly goes high impedance (*2)

- *1: When an interrupt is generated and UTIE is "1", a signal LOW-level pulse is output on /INT. The pulse width is given below.
- *2: If the UTF bit is reset to "0" during the /INT LOW-level pulse output after an interrupt, the /INT output immediately stops.

UTS	Time update timing	LOW-level output (t _L)
0	"Second" update	7.81ms
1	"Minute" update	7.81ms

UTIE Description							
0	/INT time update interrupt output disable						
1	/INT time update interrupt output enable						



Example: register settings for time update interrupts.
 For time update interrupts when minutes digits are updated.

Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0Ch			VDHF	VDLF		TF	AF	0(UTF)	-Set UTF, UTIE to "0" to
0Dh	RESET	TEST	RAM	FIE	TE	TIE	AIE	0(UTIE)	prevent incorrect operation
									. ↓
Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-Set time update interrupt
0Ah			VDHF	VDLF		TF	AF	1(UTS)	-Set UTS bit to minutes update(1)
Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-Set UTIE to "1" to enable the /INT
0Dh	RESET	TEST	RAM	FIE	TE	TIE	AIE	1(UTIE)	output. Enters wait state for time update interrupt.

9.3.4. Interrupt Signal Identification


The /INT interrupt output goes LOW when a fixed-cycle timer interrupt, alarm interrupt, or time update interrupt is generated. Whenever an interrupt is generated, the source of the interrupt is indicated by the flags in the flag register (Address 0Ch), so that you can check which interrupt caused the output on /INT.

9.4. I²C-BUS Serial Interface

9.4.1. System Configuration

SCL and SDA are both connected to the VDD line via a pull-up resistance.

All ports connected to the I2C bus must be open drain in order to enable AND connections to multiple devices.






9.4.2. START Condition and STOP Condition

(1) START Condition

The SDA level changes from high to low while SCL is at high level. (2)

(2) STOP Condition

The SDA level changes from low to high while SCL is at high level.




9.4.3. Acknowledge Signal (ACK Signal)

When AB-RTCMK-32.768kHz is set to Write Mode, it will send an ACK Signal by setting its SDA to "Low" to acknowledge that it successfully received 8 bits of data.

When AB-RTCMK-32.768kHz is set to Read Mode, it will send data from its memory every time it detects an ACK Signal on the receiver's SDA.

To stop AB-RTCMK-32.768kHz from sending data, the receiving device should send a "High" ACK Signal before sending a STOP Condition.





Slave Address 9.4.4.

A 7 bit slave address has been set for each device for I2C-BUS communication.

The 7 bit slave address along with an 8th bit for Read/Write is sent after a START Condition was set by the master device.

Slave address

	Slave address							R/W bit
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Write Mode	0	1	1	0	0	1	0	0 (= Write)
Read Mode	0	1	1	0	0	1	0	1 (= Read)


I2C-BUS Data Transfer Sequence 9.5.

Since the AB-RTCMK-32.768kHz includes an address auto increment function, once the initial address has been specified, the AB-RTCMK-32.768kHz increments (by one byte) the receive address each time data is transferred.

Data Writing Sequence 9.5.1.

Since AB-RTCMK-32.768kHz includes an address auto increment function, once initial address has been specified, it increments the address by one byte after every data transfer.


- 1) CPU transfers START Condition [S].
- 2) CPU transmits the AB-RTCMK-32.768kHz's slave address with the R/W bit set to write mode.
- 3) Check for ACK signal from AB-RTCMK-32.768kHz.
- 4) CPU transmits write address to AB-RTCMK-32.768kHz.
- 5) Check for ACK signal from AB-RTCMK-32.768kHz.
- 6) CPU transfers write data to the address specified at (4) above.
- 7) Check for ACK signal from AB-RTCMK-32.768kHz.
- 8) Repeat (6) & (7) if necessary. Addresses are automatically incremented.
- 9) CPU transfers STOP Condition [P].





9.5.2. Data Reading Sequence

- 1) CPU transfers START Condition [S].
- 2) CPU transmits the AB-RTCMK-32.768kHz's slave address with the R/W bit set to Write Mode.
- 3) Check for ACK signal from AB-RTCMK-32.768kHz.
- 4) CPU transfers address for reading from AB-RTCMK-32.768kHz.
- 5) Check for ACK signal from AB-RTCMK-32.768kHz.
- 6) CPU transfers RESTART condition [Sr].
- 7) CPU transmits the AB-RTCMK-32.768kHz's slave address with the R/W bit set to Read Mode.
- 8) Check for ACK signal from AB-RTCMK-32.768kHz.
- 9) Data from address specified at (4) above is outputted by AB-RTCMK-32.768kHz.
- 10) CPU transfers ACK signal to AB-RTCMK-32.768kHz.
- 11) Repeat (9) & (10) if necessary. Addresses are automatically incremented.
- 12) CPU transfers ACK signal for "1".
- 13) CPU transfers STOP Condition [P].




9.5.3. Data Reading Sequence When Address is not Specified

Once Read Mode has been initially set, data can be read immediately. In such cases, the address for each read operation is set to the previously accessed address +1.


1) CPU transfers START Condition [S].

- 2) CPU transmits the AB-RTCMK-32.768kHz's slave address with the R/W bit set to Read Mode.
- 3) Check for ACK signal from AB-RTCMK-32.768kHz.
- 4) Data is outputted from the previously accessed address + 1 on AB-RTCMK-32.768kHz.
- 5) CPU transfers ACK signal to AB-RTCMK-32.768kHz.
- 6) Repeat (4) and (5) if necessary. Addresses are automatically incremented.
- 7) CPU transfers ACK signal for "1".
- 8) CPU transfers STOP Condition [P].






10. Connection with Typical Microcontroller



SCL and SDA are both connected to the VDD line via a pull-up resistance. All ports connected to the I²C bus must be open drain in order to enable AND connections to multiple devices.

11. 32kHz - TCXO Circuit





12. Cautions

- 1. Don't leave units in high-temperature and/or high-humidity environments due to solder ability. (Please keep @ 0 °C ~ 40 °C and $30\% \sim 70\%$ RH for recommendable storage condition)
- 2. In order to avoid solder ability issue, please Reflow solder the units within 168 hours after unpacking from the tape.
- 3. This product is designed for no-clean process.

13. Notes

- The parts are manufactured in accordance with this specification. If other conditions and specifications which are required for this specification, please contact ABRACON for more information.
- ABRACON will supply the parts in accordance with this specification unless we receive a written request to modify prior to an order placement.
- iii) In no case shall ABRACON be liable for any product failure from in appropriate handling or operation of the item beyond the scope of this specification.
- iv) When changing your production process, please notify ABRACON immediately.
- v) ABRACON Corporation's products are COTS Commercial-Off-The-Shelf products; suitable for Commercial, Industrial and, where designated, Automotive Applications. ABRACON's products are not specifically designed for Military, Aviation, Aerospace, Life-dependent Medical applications or any application requiring high reliability where component failure could result in loss of life and/or property. For applications requiring high reliability and/or presenting an extreme operating environment, written consent and authorization from ABRACON Corporation is required. Please contact ABRACON Corporation for more information.
- vi) All specifications and Marking will be subject to change without notice.



14. Abracon Corporation – Terms & Conditions of Sale

PLEASE NOTE: Claims for pricing errors, shortages and defective products must be reported within 10 days from receipt of goods. Returned products will not be accepted after 30 days from the invoice date, and may be subject to restocking fees in accordance with Abracon Corporation's return policy. Abracon standard product purchase orders may not be canceled within 60 days of original shipping date. Abracon non-standard product purchase orders are non-cancelable and non-returnable. All schedule changes must be requested prior to 30 days of original shipping date. Maximum schedule change "push-out" shall be no more than 30 days from original shipping date. Abracon reserves the right to review all schedule and quantity changes and make pricing changes as needed. NO CREDIT WILL BE GIVEN FOR PRODUCTS RETURNED WITHOUT PRIOR AUTHORIZATION.

Please also note that IN NO EVENT SHALL ABRACON'S TOTAL LIABILITY FOR ANY AND ALL LOSSES AND DAMAGES ARISING OUT OF ANY CAUSE (INCLUDING, BUT NOT LIMITED TO, CONTRACT, NEGLIGENCE, STRICT LIABILITY OR OTHER TORT) EXCEED THE PURCHASE COST OF THE PRODUCTS. IN NO EVENT SHALL ABRACON BE LIABLE FOR ANY INCIDENTAL, CONSEQUENTIAL OR PUNITIVE DAMAGES.

Placing an order with ABRACON constitutes an acknowledgement that you have read and agree to the "Terms and Conditions of Sale."

- 1. Prices: ABRACON (AB) reserves the right to increase the price of products by written notice to the Buyer at least thirty days prior to the date of shipment of the products. When quantity price discounts are quoted by AB, the discounts are computed separately for each type of product to be sold and are based upon the quantity of each type and each size ordered at any one time. If any order is reduced or cancelled by the Buyer with AB's consent, the prices shall be adjusted to the higher prices, if applicable, for the uncancelled quantity. Unless otherwise agreed, AB reserves the right to ship and bill ten percent more or less than the exact quantity specified.
- 2. Taxes: Unless otherwise specified in the quotation, the prices shown do not include any taxes, import, or export duties, tariffs, or customs charges. The Buyer agrees to pay AB the amount of any federal, state, county, municipal, or other taxes, duties, tariffs, or custom charges levied by any jurisdiction, foreign or domestic, which AB is required to pay on account of the ownership at the place of installation or during transit of the material or equipment which is the subject of this contract, or an account of the transportation, sale, or use of the material or equipment.
- 3. Payment Terms: Unless otherwise stated in a separate agreement or in AB's quotation, payment terms are thirty days net from the date of invoice, subject to approval from AB of amount and terms of credit. AB reserves the right to require payment in advance or C.O.D. and otherwise modified credit terms. When partial shipments are made, payments therefore shall become due in accordance with the above terms upon submission of invoices. If, at the request of the Buyer, shipment is postponed for more than thirty days, payment will become due thirty days after notice to the Buyer that products are ready for shipment. These terms apply to partial as well as complete shipments on the debt at the lesser of 18% per year, or the maximum then permitted by California law, from the due date until the Buyer pays the debt in full.
- 4. Shipment: All shipments will be made F.O.B. AB's shipping point. In the absence of specific instructions, AB will select the carrier. Title to the material shall pass to the Buyer upon delivery thereof by AB to the carrier or delivery service. Thereupon the Buyer shall be responsible therefore. Products held for the Buyer, or stored for the Buyer, shall be at the risk and expense of the Buyer. Claims against AB for shortages must be made in writing within ten days after the arrival of the shipment. AB is not required to notify the Buyer of the shipment.
- 5. Delivery: Shipping dates are approximate.
- 6. Packing: Unless otherwise specified, prices quoted herein include normal AB packaging. If special packaging is required by the Buyer, an additional charge will be made.
- 7. Inspection: Unless the Buyer notifies AB in writing within ten days from the date of receipt of any products that says the products are rejected, they will be deemed to have been accepted by the Buyer. In order for the notice of rejection to be effective, it must also specify the reasons why the products are being rejected. Any rejected products must be returned to AB within thirty days of rejection or the rejection shall be void and of no effect. Notwithstanding the preceding sentence, no returned goods will be accepted for credit unless written permission is first obtained from AB.
- 8. Limitation of Liability: AB shall not be liable for any loss, damage, cost of repairs, or incidental or consequential damages of any kind whether or not based upon express or implied warranty, negligence, or strict liability arising out of or in connection with the design,

30332 Esperanza Rancho Santa Margarita, CA-92688 Tel: (949) 546-8000 Fax: (949) 546-8001

Tech-Support@abracon.com

manufacture, sale, use, repair, or delivery of the product, or the engineering designs supplied to the Buyer. Without limiting the generality of the foregoing: if conditions arise which prevent compliance with delivery schedules, AB shall not be liable for any damage or penalty for delay in delivery, or for failure to give notice of delay, and such delay shall not constitute grounds for cancellation or price adjustment: in addition, AB shall not be liable for delay in delivery without regard to the cause of the delay, and delivery dates shall be deemed extended for a period equal to such delay.

- 9. Fair Labor Standards Act: AB certifies that products furnished hereunder have been or will be produced in compliance with the Fair Labor Standards Act, as amended and regulations and orders of the U.S. Department of Labor issued thereunder, AB agrees that this statement may be considered as the written assurance contemplated by the October 26, 1949 amendment to said Act.
- 10. Modifications: Unless otherwise provided, AB reserves the right to modify the specifications of products ordered by the Buyer providing that the modifications do not materially affect the performance.
- 11. Termination: In the event of the complete or partial termination or cancellation of this order for the convenience of the Government, settlement shall be made by negotiations in accordance with the Termination Clause for Subcontractors set forth in Armed Services Procurement Regulation 8-706. If the Buyer attempts to terminate or cancel this order, entirely or partially, other than for the convenience of the Government, it shall constitute a material breach of contract unless consent to said termination is obtained by the Buyer from AB in writing. In any event, the prices of all items delivered, and all items which have been furnished but not yet delivered, will be adjusted upward to the applicable price for the lesser quantities thereby purchased. AB may terminate or cancel this order in whole or in part at any time prior to the completion of performance by written notice to the Buyer without incurring any liability to the Buyer for breach of contract or otherwise.
- 12. Indemnity and Waiver of Subrogation: Buyer agrees to indemnify and hold AB harmless from any cost, liability or expense, including attorney's fees, which arises from or relates to any third party claim for personal injury (or death), property damages, or other loss allegedly based upon defective design, material, or workmanship of any product sold or furnished by AB, or allegedly based on any breach by AB of any of its contractual or other obligations. The Buyer represents that any liability insurance policies which the Buyer may have shall provide that subrogation rights against supplies such as AB are waived.
- 13. Governing Law: The terms of this agreement and all rights and obligations under it shall be governed by the laws of the State of California.
- 14. Errors: AB reserves the right to correct clerical or stenographic errors or omissions.
- 15. Entire Contract: The provisions of the Agreement and any accompanying documents constitute all the terms and conditions agreed upon by the parties and replace and supersede any inconsistent provisions on the face and the reverse side of the Purchase Order, Invoice, and Packing Slip. No modifications of this Agreement shall be valid unless in writing and duly signed by a person authorized by AB. The provisions of this Agreement shall not be modified by any usage of trade, or any course of prior dealing or acquiescence in the course of performance.
- 16. Disputes: Disputes between AB and the Buyer shall be resolved in accordance with the laws of the State of California without resort to said state's Conflict of Law rules. Pending final resolution of a dispute, AB shall proceed diligently with the performance of an order in accordance with AB's decision. In any legal action, arbitration, or other proceeding brought to enforce or interpret the terms of this agreement, the prevailing party shall be entitled to reasonably attorneys' fees and any other costs incurred in that proceeding in addition to any other relief to which it is entitled.