

Standalone USB Type-CTM controller with high voltage protections



Features

- Type-C attach and cable orientation detection
- Power role support: source / sink / DRP
- · Configurable start-up profiles
- Integrated power switch for V_{CONN} supply:
 - Programmable current limit up to 600 mA
 - Overcurrent, overvoltage and thermal protections
 - Undervoltage lockout
- I²C interface and interrupt (optional connection to MCU)
- Integrated V_{BUS} voltage monitoring
- Integrated V_{BUS} and V_{CONN} discharge path
- Short-to-VBUS protection on CC pins (22 V) and VBUS pins (28 V)
- Dead-battery mode support
- Accessory mode support
- High and/or low voltage power supply:
 - V_{SYS} = [3.0 V; 5.5 V]
 - V_{DD} = [4.1 V; 22 V]
- ESD: 4 kV HBM 1.5 kV CDM
- Temperature range: -40 °C up to 105 °C
- Certification test ID: 1000100

Product status link

STUSB1600

Dev	ice summary
Order code	STUSB1600AQTR
Description	Standalone USB Type- C TM controller with high voltage protections
Package	QFN24 EP 4x4 mm
Marking	1600A

Applications

- Smart plugs, wall adapters, chargers
- Power hubs and docking stations
- · Smartphones and tablets
- Gaming and PNDs
- Displays
- Wearable and Internet of Things (IoT)
- Cameras, camcorders, MP3 players
- Any Type-C source or sink device

Description

The STUSB1600 is an IC controller, fully compliant with the USB Type-C cable and connector specification (rev. 1.2), which addresses 5 V USB Type-C port management both on the host and/or device side. It is designed for a broad range of applications and can handle the following USB Type-C functions: attach detection, plug orientation detection, host to device connection, VCONN support, and V_{BUS} configuration. Thanks to its 20 V technology, it implements high voltage protection features against short-circuits to V_{BUS} up to 28 V. The device supports dead battery mode and is fully customizable thanks to an integrated non-volatile memory.



1 Functional description

The STUSB1600 is a USB Type-C controller IC. It is designed to interface with the Type-C receptacle both on host and/or device sides. It is used to establish and manage the source-to-sink connection between two USB Type-C host and device ports.

The STUSB1600 major role is to:


- 1. Detect the connection between two USB Type-C ports (attach detection)
- 2. Establish a valid source-to-sink connection
- 3. Determine the attached device mode: source, sink or accessory
- 4. Resolve cable orientation and twist connections to establish USB data routing (MUX control)
- 5. Configure and monitor V_{BUS} power path
- 6. Manage V_{BUS} power capability: USB Default, Type-C medium or Type-C high current mode
- 7. Configure V_{CONN} when required

The STUSB1600 also provides:

- 1. Low power standby mode
- 2. Dead-battery mode
- 3. I²C interface and interrupt (optional connection to MCU)
- 4. Start-up configuration customization: static through NVM or/and dynamic through I²C
- 5. High voltage protection
- 6. Accessory modes detection

1.1 Block overview

Figure 1. Functional block diagram




DS11503 - Rev 3 page 2/66



2 Inputs / outputs

2.1 Pinout

Figure 2. STUSB1600 pin connections



DS11503 - Rev 3 page 3/66



2.2 Pin list

Table 1. Pin functions list

Pin	Name	Туре	Description	Typical connection
1	CC1DB	HV AIO	Dead-battery enable on CC1 pin	CC1 pin if used or ground
2	CC1	HV AIO	Type-C configuration channel 1	Type-C receptacle A5
3	VCONN	PWR	Power input for active plug	5 V power source
4	CC2	HV AIO	Type-C Configuration Channel 2	Type-C receptacle B5
5	CC2DB	HV AIO	Dead-battery enable on CC2 pin	CC2 pin if used or ground
6	RESET	DI	Reset input (active high)	
7	SCL	DI	I ² C clock input	To I ² C master, ext. pull-up
8	SDA	DI/OD	I ² C data input/output – active low open-drain	To I ² C master, ext. pull-up
9	ALERT#	OD	I ² C interrupt – active low open-drain	To I ² C master, ext. pull-up
10	GND	GND	Ground	Ground
11	VBUS_VALID	OD	V _{BUS} detection, active low open-drain	To MCU if any, ext. pull-up
12	ATTACH	OD	Attachment detection, active low open-drain	To MCU if any, ext. pull-up
13	ADDR0	DI	I ² C device address setting (see Section 4 I ² C interface)	Static
14	DEBUG1	OD	Debug accessory device detection in sink power role, active low open-drain	To MCU if any, ext. pull-up
15	DEBUG2	OD	Debug accessory device detection in source power role, active low open-drain	To MCU if any, ext. pull-up
16	NC	-	-	Floating
17	A_B_SIDE	OD	Cable orientation, active low open-drain	USB SuperSpeed mux select – Ext. pull-up
18	VBUS_SENSE	HV AI	V _{BUS} voltage monitoring and discharge path	From V _{BU} s
19	VBUS_EN_SNK	HV OD	V _{BUS} sink power path enable, active low opendrain	To switch or power system, ext. pull-up
20	VBUS_EN_SRC	HV OD	V _{BUS} source power path enable, active low open-drain	To switch or power system, ext. pull-up
21	VREG_1V2	PWR	1.2 V internal regulator output	1 μF typ. decoupling capacitor
22	VSYS	PWR	Power supply from system	From power system, connect to ground if not used
23	VREG_2V7	PWR	2.7 V internal regulator output	1 μF typ. decoupling capacitor
24	VDD	HV PWR	Power supply from USB power line	From V _{BUS}
	EP	GND	Exposed pad is connected to ground	To ground

DS11503 - Rev 3 page 4/66



Table 2. Legend

Туре	Description
D	Digital
Α	Analog
0	Output pad
I	Input pad
Ю	Bidirectional pad
OD	Open-drain output
PD	Pull-down
PU	Pull-up
HV	HIGH VOLTAGE
PWR	Power
GND	Ground

2.3 Pin description

2.3.1 CC1 / CC2

CC1 and CC2 are the configuration channel pins used for the connection and attachment detection, plug orientation determination and system configuration management across USB Type-C cable.

2.3.2 CC1DB / CC2DB

CC1DB and CC2DB are used for dead-battery mode when the STUSB1600 is configured in sink power role or dual power role. This mode is enabled by connecting CC1DB and CC2DB respectively to CC1 and CC2. Thanks to this connection, the pull-down terminations on the CC pins are present by default even if the device is not supplied (see Section 3.5 Dead-battery mode).

Note: CC1DB and CC2DB must be connected to ground when the STUSB1600 is configured in source power role or when the dead-battery mode is not supported.

2.3.3 **VCONN**

This power input is connected to a power source that can be a 5 V power supply, or a lithium battery. It is used to provide power supply to the local plug. It is internally connected to power switches that are protected against short-circuit and overvoltage. This does not require any protection on the input side. When a valid source-to-sink connection is determined and V_{CONN} power switches are enabled, V_{CONN} is provided by the source to the unused CC pin (see Section 3.3 V_{CONN} supply).

2.3.4 **RESET**

Active high reset.

DS11503 - Rev 3 page 5/66



2.3.5 I²C interface pins

Table 3. I²C interface pin list

Name	Description			
SCL	I ² C clock, need external pull-up			
SDA	I ² C data, need external pull-up			
ALERT#	I ² C interrupt, need external pull-up			
ADDR0	I ² C device address bit (see Section 4 I ² C interface)			

2.3.6 GND

Ground.

2.3.7 VBUS_VALID

This pin is asserted during attachment when V_{BUS} is detected on VBUS_SENSE pin and V_{BUS} voltage is within the valid operating range. The V_{BUS} valid state is also advertised in a dedicated I²C register bit (see Section 5.1 Register description).

2.3.8 ATTACH

This pin is asserted when a valid source-to-sink connection is established. It is also asserted when a connection to an accessory device is detected. The attachment state is also advertised in a dedicated I²C register bit (see Section 5.1 Register description).

2.3.9 DEBUG pins

These pins are asserted when a debug accessory device is detected according to the running power role.

Table 4. Debug pin list

Name	Description			
DEBUG1	Asserted when Type-C FSM is in DebugAccessory.SNK state in sink power role			
DEBUG2	Asserted when Type-C FSM is in UnorientedDebugAccessory. SRC or OrientedDebugAccessory.SRC states in source power role			

2.3.10 A_B_SIDE

This output pin provides cable orientation. It is used to establish USB SuperSpeed signal routing. The cable orientation is also advertised in a dedicated I^2C register bit. (see Section 5.1 Register description). This signal is not required in case of USB 2.0 support.

Table 5. USB data MUX select

Value	CC pin position	
HiZ	CC1 pin is attached to CC line	
0	CC2 pin is attached to CC line	

2.3.11 VBUS_SENSE

This input pin is used to sense V_{BUS} presence, monitor V_{BUS} voltage and discharge V_{BUS} on USB Type-C receptacle side.

DS11503 - Rev 3 page 6/66



2.3.12 VBUS_EN_SNK

In sink power role, this pin allows the incoming V_{BUS} power to be enabled when the connection to a source is established and V_{BUS} is in the valid operating range. The open-drain output allows a PMOS transistor to be driven directly. The logic value of the pin is also advertised in a dedicated I^2C register bit (see Section 5.1 Register description).

2.3.13 VBUS_EN_SRC

In source power role, this pin allows the outgoing V_{BUS} power to be enabled when the connection to a sink is established and V_{BUS} is in the valid operating range. The open-drain output allows a PMOS transistor to be driven directly. The logic value of the pin is also advertised in a dedicated I^2C register bit (see Section 5.1 Register description).

2.3.14 VREG_1V2

This pin is used only for external decoupling of 1.2 V internal regulator. The recommended decoupling capacitor: $1 \mu F$ typ. (0.5 μF min.; $10 \mu F$ max.).

2.3.15 VSYS

This is the low power supply from the system, if any. It can be connected directly to a single cell lithium battery or to the system power supply delivering 3.3 V or 5 V. It is recommended to connect the pin to ground when it is not used.

2.3.16 VREG_2V7

This pin is used only for external decoupling of 2.7 V internal regulator. The recommended decoupling capacitor: $1 \mu F$ typ. (0.5 μF min.; $10 \mu F$ max.).

2.3.17 VDD

This is the main power supply for applications powered by V_{BUS}.

In source power role, this pin can be used to sense the voltage level of the main power supply providing V_{BUS} . It allows UVLO and OVLO thresholds to be considered independently on VDD pin as additional conditions to enable the V_{BUS} power path through VBUS_EN_SRC pin (see Section 3.2.3 V_{BUS} power path assertion). When UVLO threshold detection is enabled, the VDD pin must be connected to the main power supply to establish the connection and to assert the V_{BUS} power path.

DS11503 - Rev 3 page 7/66



3 Features description

3.1 CC interface

The STUSB1600 controls the connection to the configuration channel (CC) pins, CC1 and CC2, through two main blocks, the CC lines interface block and the CC control logic block.

The CC line interface block is used to:

- Configure the termination mode on the CC pins relative to the power mode supported, i.e. pull-up for source power role and pull-down for sink power role
- Monitor the CC pin voltage values relative to the attachment detection thresholds
- Configure V_{CONN} on the unconnected CC pin when required
- Protect the CC pins against overvoltage

The CC control logic block is used to:

- Execute the Type-C FSM relative to the Type-C power mode supported
- Determine the electrical state for each CC pin relative to the detected thresholds
- Evaluate the conditions relative to the CC pin states and V_{BUS} voltage value to transition from one state to another in the Type-C FSM
- · Detect and establish a valid source-to-sink connection
- Determine the attached device mode: source, sink or accessory
- Determine cable orientation to allow external routing of the USB data
- Manage V_{BUS} power capability: USB default, Type-C medium or Type-C high current mode
- Handle hardware faults

The CC control logic block implements the Type-C FSMs corresponding to the following Type-C power modes:

- Source power role with accessory support
- · Sink power role with accessory support
- Sink power role without accessory support
- Dual power role with accessory support
- Dual power role with accessory and Try.SRC support
- Dual power role with accessory and Try.SNK support

The default Type-C power mode is selected through NVM programming (see Section 6 Start-up configuration) and can be changed by software during operation through I²C interface (see Section 5.1 Register description).

3.2 VBUS power path control

3.2.1 VBUS monitoring

The V_{BUS} monitoring block supervises (from the VBUS_SENSE pin) the V_{BUS} voltage on the USB Type-C receptacle side.

It is used to check that V_{BUS} is within a valid voltage range:

- To establish a valid source-to-sink connection according to USB Type-C standard specifications
- To enable safely the V_{BUS} power path through VBUS_EN_SRC pin or VBUS_EN_SNK pin depending on the power role

It allows detection of unexpected V_{BUS} voltage conditions such as: undervoltage or overvoltage relative to the valid V_{BUS} voltage range. When such conditions occurs, the STUSB1600 behaves as follows:

At attachment, it prevents the source-to-sink connection and the V_{BUS} power path assertion

DS11503 - Rev 3 page 8/66



After attachment, it deactivates the source-to-sink connection and disables the V_{BUS} power path. In source
power role, the device goes into error recovery state. In sink power role the device goes into unattached
state

The valid V_{BUS} voltage range is defined from V_{BUS} nominal voltage by a high threshold voltage and a low threshold voltage whose nominal values are respectively $V_{BUS}+5\%$ and $V_{BUS}-5\%$. The nominal threshold limits can be shifted by a fraction of V_{BUS} from +1% to +15% for the high threshold voltage and from -1% to -15% for the low threshold voltage. It means the threshold limits can vary from $V_{BUS}+5\%$ to $V_{BUS}+20\%$ for the high limit and from $V_{BUS}-5\%$ to $V_{BUS}-20\%$ for the low limit.

The threshold limits are preset by default in the NVM with different shift coefficients depending on whether the device operates in source power role or sink power role (see Section 8.3 Electrical and timing characteristics). The threshold limits can be changed independently through NVM programming (see Section 6 Start-up configuration) and also by software during attachment through I²C interface (see Section 5.1 Register description).

3.2.2 VBUS discharge

The monitoring block handles also the internal V_{BUS} discharge path connected to the VBUS_SENSE pin. The discharge path is activated at detachment, or when the device goes into the error recovery state whatever the power role (see Section 3.7 Hardware fault management).

The V_{BUS} discharge path is enabled by default in the NVM and can be disabled through NVM programming only (see Section 6 Start-up configuration). The discharge time duration is also preset by default in the NVM (see Section 8.3 Electrical and timing characteristics). The discharge time duration can be modified through NVM programming (see Section 6 Start-up configuration) and also by software through the I^2C interface (see Section 5.1 Register description).

3.2.3 VBUS power path assertion

The STUSB1600 can control the assertion of the V_{BUS} power path on USB Type-C port, directly or indirectly, through VBUS_EN_SRC pin and VBUS_EN_SNK pins according to the system power role.

The following tables summarize the configurations of the STUSB1600 and the operation conditions that determine the electrical value of VBUS EN SRC pin and VBUS EN SNK pins during the system operation.

DS11503 - Rev 3 page 9/66



Table 6. Conditions for $V_{\mbox{\scriptsize BUS}}$ power path assertion in source power role

	Electrical	Operation conditions			
Pin	value	Type-C attached state	VDD pin monitoring	VBUS_SENSE pin monitoring	Comment
	0	Attached.SRC or UnorientedDebug Accessory.SRC or OrientedDebug Accessory.SRC	V _{DD} > V _{DDUVLO} if UVLO threshold detection enabled and/or V _{DD} < V _{DDOVLO} if OVLO threshold detection enabled	V _{BUS} < V _{MONUSBH} and V _{BUS} > V _{MONUSBL} if V _{BUS} voltage range detection enabled or V _{BUS} > V _{THUSB} if V _{BUS} voltage range detection disabled	The signal is asserted only if all the valid operation conditions are met
VBUS_EN_SRC	HiZ	Any other state	V _{DD} <v<sub>DDUVLO if UVLO threshold detection enabled and/or V_{DD} >V_{DDOVLO} if OVLO threshold detection enabled</v<sub>	V _{BUS} > V _{MONUSBH} or V _{BUS} < V _{MONUSBL} if V _{BUS} voltage range detection enabled or V _{BUS} < V _{THUSB} if V _{BUS} voltage range detection disabled	The signal is de-asserted when at least one non-valid operation condition is met

As specified in the USB Type-C standard specification, the attached state "Attached.SRC" is reached only if the voltage on V_{BUS} receptacle side is at vSafe0V condition when a connection is detected.

DS11503 - Rev 3 page 10/66



	Electrical	Operation conditions			
Pin	value	Type-C attached state	VDD pin monitoring	VBUS_SENSE pin monitoring	Comment
	0	Attached.SNK or DebugAccessory. SNK	Not applicable	V _{BUS} < V _{MONUSBH} and V _{BUS} > V _{MONUSBL} if V _{BUS} voltage range detection enabled or V _{BUS} > V _{THUSB} if V _{BUS} voltage range detection disabled	The signal is asserted only if all the valid operation conditions are met
VBUS_EN_SNK	HiZ	Any other state	Not applicable	V _{BUS} > V _{MONUSBH} or V _{BUS} < V _{MONUSBL} if V _{BUS} voltage range detection enabled or V _{BUS} < V _{THUSB} if V _{BUS} voltage range detection disabled	The signal is de-asserted when at least one non-valid operation condition is met

Table 7. Conditions for V_{BUS} power path assertion in sink power role

"Type-C attached state" refers to the Type-C FSM states as defined in the USB Type-C standard specification and as described in I²C register CC OPERATION STATUS (see Section 5.1 Register description).

"VDD pin monitoring" is valid in source power role only. The activation of the UVLO and OVLO threshold detections can be done through NVM programming (see Section 6 Start-up configuration) and also by software through I²C interface (see Section 5.1 Register description). When UVLO and/or OVLO threshold detection is activated, VBUS_EN_SRC pin is asserted only if the device is attached and the valid threshold conditions on VDD are met. Once VBUS_EN_SRC pin is asserted, the V_{BUS} monitoring is done on VBUS_SENSE pin instead of VDD pin.

"VBUS_SENSE pin monitoring" relies by default on the valid V_{BUS} voltage range defined by a high limit $V_{MONUSBH}$ and a low limit $V_{MONUSBL}$. The voltage range conditions can be disabled to consider UVLO threshold detection instead. The monitoring conditions of V_{BUS} voltage can be changed through NVM programming (see Section 6 Start-up configuration) and also by software through I^2C interface (see Section 5.1 Register description).

See Section 8.3 Electrical and timing characteristics for the threshold voltage description and value on VDD and VBUS_SENSE pins.

3.3 VCONN supply

3.3.1 VCONN input voltage

 V_{CONN} is a regulated supply used to power circuits in the plug of USB3.1 full-featured cables and other accessories. V_{CONN} nominal operating voltage is 5.0 V \pm 5%.

3.3.2 VCONN application conditions

The V_{CONN} pin of the STUSB1600 is connected to each CC pin (CC1 and CC2) across independent power switches

The STUSB1600 applies V_{CONN} only to the CC pin not connected to the CC wire when all below conditions are met:

DS11503 - Rev 3 page 11/66



- The device is configured in source power role or dual power role
- V_{CONN} power switches are enabled
- · A valid connection to a sink is achieved
- Ra presence is detected on the unwired CC pin
- A valid power source is applied on V_{CONN} pin with respect to a predefined UVLO threshold

The STUSB1600 does not provide V_{CONN} when it works in sink power role.

3.3.3 VCONN monitoring

The V_{CONN} monitoring block detects if V_{CONN} power supply is available on the VCONN pin. It is used to check that V_{CONN} voltage is above a predefined undervoltage lockout (UVLO) threshold to allow V_{CONN} power switches to be enabled.

The default value of the UVLO threshold is 4.65 V typical for powered cables operating at 5 V. It can be changed by software to 2.65 V typical to support V_{CONN} -powered accessories that are operating down to 2.7 V (see Section 5.1 Register description).

3.3.4 VCONN discharge

The behavior of Type-C FSMs is extended with an internal V_{CONN} discharge path capability on CC pins in source power mode only. The discharge path is activated during 250 ms from sink detachment detection. This feature is disabled by default and can be activated through NVM programming (see Section 6 Start-up configuration) and also by software through I²C interface (see Section 5.1 Register description).

3.3.5 VCONN control and status

The supplying conditions of V_{CONN} across the STUSB1600 are managed through the I²C interface. Different I²C registers and bits are used specifically for this purpose (see Section 5.1 Register description).

3.3.6 VCONN power switches

Features

The STUSB1600 integrates two current limited high-side power switches with protections that tolerate high voltage up to 22 V on the CC pins.

Each V_{CONN} power switch presents the following features:

- Soft-start to limit inrush current
- Constant current mode overcurrent protection
- Adjustable current limit
- Thermal protection
- Undervoltage and overvoltage protection
- Reverse current and reverse voltage protections

DS11503 - Rev 3 page 12/66






Figure 3. V_{CONN} to CC1 and CC2 power switch protections

Current limit programming

The current limit can be set within the range 100 mA to 600 mA by step of 50 mA. The default current limit is programmed through NVM programming (see Section 6 Start-up configuration) and can be changed by software through I²C interface (see Section 5.1 Register description). At power-on or after a reset, the current limit takes the default value preset in the NVM.

Fault management

The table below summarizes the different fault conditions that could occur during the operation of the switch and the associated responses. An I²C alert is generated when a fault condition happens (see Section 5.1 Register description).

Table 8. Fault management conditions

Fault types	Fault conditions	Expected actions
Short-circuit	CC output pin shorted to ground via very low resistive path causing rapid current surge	Power switch limits the current and reduces the output voltage. I ² C alert is asserted immediately thanks to VCONN_SW_OCP_FAULT bits
Overcurrent	CC output pin connected to a load that sinks current above programmed limit	Power switch limits the current and reduces the output voltage. I ² C alert is asserted immediately thanks to VCONN_SW_OCP_FAULT bits
Overheating	Junction temperature exceeding 145 °C due to any reason	Power switch is disabled immediately until the temperature falls below 145 ° minus hysteresis of 15 °C. I ² C alert is asserted immediately thanks to THERMAL_FAULT bit. The STUSB1600 goes into transient error recovery state
Undervoltage	V _{CONN} input voltage drops below UVLO threshold minus hysteresis	Power switch is disabled immediately until the input voltage rises above the UVLO threshold. I ² C alert is asserted immediately thanks to VCONN_PRESENCE bit
Overvoltage	CC output pin voltage exceeds maximum operating limit of 6.0 V	Power switch is opened immediately until the voltage falls below the voltage limit. I ² C alert is asserted immediately thanks to VCONN_SW_OVP_FAULT bits

DS11503 - Rev 3 page 13/66



Fault types	Fault conditions	Expected actions		
Reverse current	CC output pin voltage exceeds V_{CONN} input voltage when the power switch is turned off	The reverse biased body diode of the back-to-back MOS switches is naturally disabled preventing current to flow from the CC output pin to the input		
Reverse voltage	CC output pin voltage exceeds V _{CONN} input voltage of more than 0.35 V for 5 V when the power switch is turned on	Power switch is opened immediately until the voltage difference falls below the voltage limit. I ² C alert is asserted immediately thanks to VCONN_SW_RVP_FAULT bits		

3.4 Low power standby mode

The STUSB1600 proposes a standby mode to reduce the device power consumption when no device is connected to the USB Type-C port. It is disabled by default and can be activated through NVM programming (see Section 6 Start-up configuration).

When activated, the STUSB1600 enters standby mode at power-up, or after a reset, after a reset or after a disconnection. In this mode, the CC interface and the voltages monitoring blocks are turned off. Only a monitoring circuitry is maintained active on the CC pins to detect a connection. When the connection is detected, all the internal circuits are turned on to allow normal operations.

The standby mode does not operate when the device is configured in sink power role with accessory support (see Section 6 Start-up configuration).

3.5 Dead-battery mode

The dead-battery mode allows systems powered by a battery to be supplied by V_{BUS} when the battery is discharged and to start the battery charging process. It is also used in systems that are powered through V_{BUS} only.

This mode is only supported in sink power role and dual power role configurations. It operates only if the CC1DB and CC2DB pins are connected respectively to the CC1 and CC2 pins. Thanks to these connections, the STUSB1600 presents a pull-down termination on its CC pins and advertises itself as a sink even if the device is not supplied.

When a source system connects to a USB Type-C port with the STUSB1600 configured in dead-battery mode, it can detect the pull-down termination, establish the source-to-sink connection, and provide the V_{BUS} . The STUSB1600 is then supplied thanks to the VDD pin connected to the V_{BUS} on the USB Type-C receptacle side. The STUSB1600 can finalize the source-to-sink connection and enable the power path on the V_{BUS} thanks to the VBUS_EN_SNK pin which allows the system to be powered.

3.6 High voltage protection

The STUSB1600 can be used safely in systems or connected to systems that handle high voltage on the V_{BUS} power path. The device integrates an internal circuitry on the CC pins that tolerates high voltages and ensures a protection up to 22 V in case of unexpected short-circuit with V_{BUS} or in case of connection to a device supplying high voltage on V_{BUS} .

3.7 Hardware fault management

The STUSB1600 handles hardware fault conditions related to the device itself and to the V_{BUS} power path during the system operation.

When such conditions happens, the circuit goes into a transient error recovery state named ErrorRecovery in the Type-C FSM. The error recovery state is sufficient to force a detach event.

When entering this state, the device de-asserts the V_{BUS} power path by disabling VBUS_EN_SRC pin and VBUS_EN_SNK pin, and it removes the terminations from the CC pins during few tens of milliseconds. Then it transits to the unattached state related to the configured power mode.

The STUSB1600 goes into error recovery state when at least one condition listed below is met:

Whatever the power role:

DS11503 - Rev 3 page 14/66



- If an overtemperature is detected, the "THERMAL_FAULT" bit set to 1b
- In source power role only:
 - If an internal pull-up voltage on CC pins is below UVLO threshold (VPU VALID bit set to 0b)
 - If an overvoltage is detected on the CC pins (VPU_OVP_FAULT bit set to 1b)
 - If V_{BUS} voltage is out of the valid voltage range during attachment (VBUS VALID bit set to 0b)
 - If an undervoltage is detected on VDD pin during attachment when UVLO detection is enabled (VDD_UVLO_DISABLE bit set to 0b)
 - If an overvoltage is detected on VDD pin during attachment when OVLO detection is enabled (VDD_OVLO_DISABLE bit set to 0b)

The I²C register bits above-mentioned give either the state of the hardware fault when it occurs, or the setting conditions to detect the hardware fault (see Section 5.1 Register description).

3.8 Accessory mode detection

The STUSB1600 supports the detection of audio accessory mode and debug accessory mode as defined in USB Type-C standard specification with the following Type-C power modes (see Section 6 Start-up configuration):

- Source power role with accessory support
- Sink power role with accessory support
- · Dual power role with accessory support
- Dual power role with accessory and Try.SRC support
- Dual power role with accessory and Try.SNK support

3.8.1 Audio accessory mode detection

The STUSB1600 detects an audio accessory device when both CC1 and CC2 pins are pulled down to ground by Ra resistor from the connected device. The audio accessory detection is advertised through CC ATTACHED MODE bits of I²C register CC CONNECTION STATUS (see Section 5.1 Register description).

3.8.2 Debug accessory mode detection

The STUSB1600 detects a connection to a debug and test system (DTS) when it operates either in sink power role or in source power role. The debug accessory detection is advertised by DEBUG1 and DEBUG2 pins as well as through CC_ATTACHED_MODE bits of I²C register CC_CONNECTION_STATUS (see Section 5.1 Register description).

In sink power role, a debug accessory device is detected when both CC1 and CC2 pins are pulled up by Rp resistor from the connected device. The voltage levels on CC1 and CC2 pins give the orientation and the current capability as described in the table below. DEBUG1 pin is asserted to advertise the DTS detection and A_B_SIDE pin indicates the orientation of the connection. The current capability of the DTS is given through SINK POWER STATE bits of I²C register CC OPERATION STATUS (see Section 5.1 Register description).

Table 9. Orientation and current capability detection in sink power role

#	CC1 (CC2)	CC2 (CC1)	Charging current configuration	A_B_SIDE pin CC1/CC2 (CC2/CC1)	Current capability state SINK_POWER_STATE bit values
1	Rp 3A	Rp 1.5 A	Default	HiZ (0)	PowerDefault.SNK (source supplies default USB current)
2	Rp 1.5 A	Rp default	1.5 A	HiZ (0)	Power1.5.SNK (source supplies 1.5 A USB Type-C current)
3	Rp 3 A	Rp default	3.0 A	HiZ (0)	Power3.0.SNK (source supplies 3.0 A USB Type-C current)
4		Rp def/1.5 A/3 A	Default	HiZ (HiZ)	PowerDefault.SNK (source supplies default USB current)

DS11503 - Rev 3 page 15/66



In source power role, a debug accessory device is detected when both CC1 and CC2 pins are pulled down to ground by Rd resistor from the connected device. The orientation detection is performed in two steps as described in the table below. DEBUG2 pin is asserted to advertise the DTS detection and the A_B_SIDE pin indicates the orientation of the connection. The orientation detection is advertised through TYPEC_FSM_STATE bits of I²C register CC_OPERATION_STATUS (see Section 5.1 Register description).

Table 10. Orientation detection in source power role

#	CC1 (CC2)	CC2 (CC1)	Detection process	A_B_SIDE pin CC1/CC2 (CC2/CC1)	Orientation detection state TYPEC_FSM_STATE bit value
1	Rd	Rd	1st step: debug accessory mode detected	HiZ (HiZ)	UnorientedDebugAccessory.SRC
2	Rd	≤Ra	2 nd step: orientation detected (DTS presents a resistance to GND with a value ≤Ra on its CC2 pin)	HiZ (0)	OrientedDebugAccessory.SRC

DS11503 - Rev 3 page 16/66



4 I²C Interface

4.1 Read and write operations

The I²C interface is used to configure, control and read the operation status of the device. It is compatible with the Philips I²C Bus® (version 2.1). The I²C is a slave serial interface based on two signals:

- SCL serial clock line: input clock used to shift data
- SDA serial data line: input/output bidirectional data transfers

A filter rejects the potential spikes on the bus data line to preserve data integrity.

The bidirectional data line supports transfers up to 400 kbit/s (fast mode). The data are shifted to and from the chip on the SDA line, MSB first.

The first bit must be high (START) followed by the 7-bit device address and the read/write control bit.

Two 7-bit device address are available for the STUSB1600 thanks to the external programming of DevADDR0 through ADDR0 pin setting, i.e. 0x28 or 0x29. It allows two STUSB1600 devices to be connected on the same I²C bus.

Table 11. Device address format

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
DevADDR6	DevADDR5	DevADDR4	DevADDR3	DevADDR2	DevADDR1	DevADDR0	R/W
0	1	0	1	0	0	ADDR0	0/1


Table 12. Register address format

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RegADDR7	RegADDR6	RegADDR5	RegADDR4	RegADDR3	RegADDR2	RegADDR1	RegADDR0

Table 13. Register data format

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

Figure 4. Read operation



DS11503 - Rev 3 page 17/66



Figure 5. Write operation

St art	Device addr 7 bits	W	Α	Reg address 8 bits	Α	Reg data 8 bits	А	Reg data 8 bits	А	Reg data 8 bits	А	St op
Start hit = SDA falling when SCI = 1								Address n+1		Address n+2		

Start bit = SD A falling when SCL = 1 Stop bit = SD A rising when SCL = 1 Restart bit = start after a start

4.2 Timing specifications

The device uses a standard slave I^2C channel at speed up to 400 kHz.


Table 14. I²C timing parameters - V_{DD} = 5 V

Symbol	Parameter	Min.	Тур.	Max.	Unit
F _{scl}	SCL clock frequency	0	-	400	kHz
t _{hd,sta}	Hold time (repeated) START condition	0.6	-	-	μs
t _{low}	LOW period of the SCL clock	1.3	-	-	μs
t _{high}	HIGH period of the SCL clock	0.6	-	-	μs
t _{su,dat}	Set-up time for repeated START condition	0.6	-	-	μs
t _{hd,dat}	Data hold time	0.04	-	0.9	μs
t _{su,dat}	Data set-up time	100	-	-	μs
t _r	Rise time of both SDA and SCL signals	20 + 0.1 C _b	-	300	ns
t _f	Fall time of both SDA and SCL signals	20 + 0.1 C _b	_	300	ns
t _{su,sto}	Set-up time for STOP condition	0.6	-	-	μs
t _{buf}	Bus free time between a STOP and START condition	1.3	-	-	μs
C _b	Capacitive load for each bus line	-	-	400	pF

DS11503 - Rev 3 page 18/66







DS11503 - Rev 3 page 19/66



5 Register map

Table 15. Register access legend

Access code	Expanded name	Description
RO	Read only	Register can be read only
R/W	Read /write	Register can be read or written
RC	Read and clear	Register can be read and is cleared after read

Table 16. STUSB1600 register map overview

Address	Register name	Access	Description
00h to 0Ah	Reserved	RO	Do not use
0Bh	ALERT_STATUS	RC	Alert register linked to transition registers
0Ch	ALERT_STATUS_MASK_CTRL	R/W	Allows the interrupt mask on ALERT_STATUS register to be changed
0Dh	CC_CONNECTION_STATUS_TRANS	RC	Alerts about transition in CC_CONNECTION_STATUS register
0Eh	CC_CONNECTION_STATUS	RO	Gives status on CC connection
0Fh	MONITORING_STATUS_TRANS	RC	Alerts about transition in MONITORING_STATUS register
10h	MONITORING_STATUS	RO	Gives status on V_{BUS} and V_{CONN} voltage monitoring
11h	CC_OPERATION_STATUS	RO	Gives status on CC operation modes
12h	HW_FAULT_STATUS_TRANS	RC	Alerts about transition in HW_FAULT_STATUS register
13h	HW_FAULT_STATUS	RO	Gives status on hardware faults
14h to 17h	Reserved	RO	Do not use
18h	CC_CAPABILITY_CTRL	R/W	Allows the CC capabilities to be changed
19h to 1Dh	Reserved	RO	Do not use
1Eh	CC_VCONN_SWITCH_CTRL	R/W	Allows the current limit of V _{CONN} power switches to be changed
1Fh	Reserved	RO	Do not use
20h	VCONN_MONITORING_CTRL	R/W	Allows the monitoring conditions of V _{CONN} voltage to be changed
21h	Reserved	RO	Do not use
22h	VBUS_MONITORING_RANGE_CTRL	R/W	Allows the voltage range for V _{BUS} monitoring to be changed
23h	RESET_CTRL	R/W	Controls the device reset by software
24h	Reserved	RO	Do not use
25h	VBUS_DISCHARGE_TIME_CTRL	R/W	Allows the V _{BUS} discharge time to be changed

DS11503 - Rev 3 page 20/66



Address	Register name	Access	Description
26h	VBUS_DISCHARGE_STATUS	RO	Gives status on $V_{\mbox{\scriptsize BUS}}$ discharge path activation
27h	VBUS_ENABLE_STATUS	RO	Gives status on V _{BUS} power path activation
28h	CC_POWER_MODE_CTRL	R/W	Allows the CC power mode to be changed
29h to 2Dh	Reserved	RO	Do not use
2Eh	VBUS_MONITORING_CTRL	R/W	Allows the monitoring conditions of V_{BUS} voltage to be changed
2Fh	Reserved	RO	Do not use

5.1 Register description

The reset column specified in the register descriptions below defines the default value of the registers at power-up or after a reset. The reset values with (NVM) index correspond to the user-defined parameters that can be customized by NVM re-programming if needed (see Section 6 Start-up configuration).

5.1.1 ALERT_STATUS

Address: 0Bh Access: RC

Note: This register indicates an alert that has occurred.

Table 17. ALERT_STATUS register

Bit	Field name	Reset	Description
7	Reserved	0b	Do not use
6	CC_CONNECTION_STATUS_AL	0b	0b: cleared 1b: change occurred on CC_CONNECTION_STATUS_TRANS register
5	MONITORING_STATUS_AL	0b	0b: cleared 1b: change occurred on MONITORING_STATUS_TRANS register
4	HW_FAULT_STATUS_AL	0b	0b: cleared 1b: change occurred on HW_FAULT_STATUS_TRANS register
3:0	Reserved	0000b	Do not use

When a bit value change occurs on one of the mentioned transition registers, it automatically sets the corresponding alert bit in ALERT_STATUS register.

5.1.2 ALERT_STATUS_MASK_CTRL

Address: 0Ch Access: R/W

Note: This register is used to mask event interrupt and prevent the assertion of the alert bit in the ALERT_STATUS register when the corresponding bit defined below is set to 1.

DS11503 - Rev 3 page 21/66



Table 18. ALERT_STATUS_MASK_CTRL register

Bit	Field Name	Reset	Description		
7	Reserved	1b	Do not use		
6	CC_CONNECTION_STATUS_AL_MASK	1b ^(NVM)	0b: interrupt unmasked 1b: interrupt masked		
5	MONITORING_STATUS_AL_MASK	1b ^(NVM)	0b: interrupt unmasked 1b: interrupt masked		
4	HW_FAULT_STATUS_AL_MASK	1b ^(NVM)	0b: interrupt unmasked 1b: interrupt masked		
3:0	Reserved	1111b	Do not use		

The condition to generate an active-low ALERT signal is: [ALERT_STATUS bitwise AND (NOT ALERT_STATUS_MASK)] <> 0

5.1.3 CC_CONNECTION_STATUS_TRANS

Address: 0Dh Access: RC

Note: This register indicates a bit value change has occurred in CC_CONNECTION_STATUS register.

Table 19. CC_CONNECTION_STATUS_TRANS register

Bit	Field name	Reset	Description			
7:1	Reserved	0000000b	Do not use			
0	CC_ATTACH_TRANS	0b	0b: cleared 1b: transition occurred on CC_ATTACH bit			

DS11503 - Rev 3 page 22/66



5.1.4 CC_CONNECTION_STATUS

Address: 0Eh Access: RO

Note: This register gives the connection state of the CC pins and on associated operating modes of the device.

Table 20. CC_CONNECTION_STATUS register

Bit	Field name	Reset	Description
			000b: no device attached
			001b: sink attached
			010b: source attached
7:5	CC ATTACHED MODE	000b	011b: debug accessory attached
7.5	CC_ATTACHED_MODE	0000	100b: audio accessory attached
			101b: do not use
			110b: do not use
			111b: do not use
4	DEVICE DOWED MODE	Ob(NVM)	0b: operating in normal power mode
4	DEVICE_POWER_MODE	Op/mm/	1b: operating in standby power mode
3	CC DOWED DOLE	0b	0b: operating as a sink
3	CC_POWER_ROLE	OD	1b: operating as a source
2	Reserved	0b	Do not use
	OO MOONIN OURRIN	01	0b: V _{CONN} is not supplied on CC pin
1	CC_VCONN_SUPPLY	0b	1b: V _{CONN} is supplied on CC pin
	OO ATTAOU	01-	0b: not attached
0	CC_ATTACH	0b	1b: attached

The DEVICE_POWER_MODE bit indicates the power consumption mode of the device at start-up and during operation:

- In normal mode, all the internal circuits are turned on
- · In standby mode the CC interface and the voltage monitoring blocks remain off until a connection is detected

The standby mode power is disabled by default and can be activated through NVM programming (see Section 6 Start-up configuration).

The CC_POWER_ROLE bit is relevant only when a connection is established and the device is attached.

DS11503 - Rev 3 page 23/66



5.1.5 MONITORING_STATUS_TRANS

Address: 0Fh Access: RC

Note: This register indicates a bit value change has occurred in MONITORING_STATUS register.

Table 21. MONITORING_STATUS_TRANS register

Bit	Field name	Reset	Description
7:4	Reserved	0000b	Do not use
3	VBUS VALID TRANS	0b	0b: cleared
3	VB00_VALID_ITANO	OD	1b: transition occured on VBUS_VALID bit
2	VBUS VSAFE0V TRANS	0b	0b: cleared
	VB05_V3AI EUV_ITANG	OD	1b: transition occured on VBUS_VSAFE0V bit
1	VBUS PRESENCE TRANS	0b	0b: cleared
'	VB05_I RESERVEL_ITANS	OD	1b: transition occured on VBUS_PRESENCE bit
0	VCONN PRESENCE TRANS	0b	0b: cleared
0	VOONN_I NEGENOE_INANG	OD	1b: transition occured on VCONN_PRESENCE bit

5.1.6 MONITORING_STATUS

Address: 10h Access: RO

Access: RC

Note:

This register gives the current status of V_{BUS} and V_{CONN} voltage monitoring done respectively on VBUS_SENSE pin and VCONN pin.

Table 22. MONITORING_STATUS register

Bit	Field name	Reset	Description
7:4	Reserved	0000b	Do not use
3	VBUS_VALID	0b	0b: V _{BUS} is outside valid V _{BUS} voltage range 1b: V _{BUS} is within valid V _{BUS} voltage range
2	VBUS_VSAFE0V	1b	0b: V _{BUS} is above V _{BUS} VSafe0V threshold 1b: V _{BUS} is below V _{BUS} VSafe0V threshold
1	VBUS_PRESENCE	0b	0b: V _{BUS} is below V _{BUS} UVLO threshold 1b: V _{BUS} is above V _{BUS} UVLO threshold
0	VCONN_PRESENCE	0b or 1b	0b: V _{CONN} is below V _{CONN} UVLO threshold 1b: V _{CONN} is above V _{CONN} UVLO threshold

The default value of valid V_{BUS} voltage range can be changed in VBUS_MONITORING_RANGE_CTRL register during the operation.

V_{BUS} vSafe0V threshold is defined in VBUS_MONITORING_CTRL register. It is used in source power role as a Type-C FSM condition to establish a valid device attachment.

V_{BUS} UVLO threshold is set by hardware.

V_{CONN} UVLO threshold is defined in VCONN_MONITORING_CTRL register.

DS11503 - Rev 3 page 24/66



The reset value of VCONN_PRESENCE bit is:

- 0b when V_{CONN} is not supplied on VCONN pin, or when V_{CONN} is supplied and voltage level is below UVLO threshold, or when V_{CONN} threshold detection circuit is disabled.
- 1b when V_{CONN} is supplied on VCONN pin and the voltage level is above UVLO threshold.

See Section 8.3 Electrical and timing characteristics for the threshold voltage description and value on VBUS_SENSE and VCONN pins.

DS11503 - Rev 3 page 25/66



5.1.7 CC_OPERATION_STATUS

Address: 11h Access: RO

Note:

This register gives the current status of the device operating modes with respect to the Type-C FSM states as defined in the USB Type-C standard specification. This status is informative only and is not used to trigger any alert.

Table 23. CC_OPERATION_STATUS register

Bit	Field name	Reset	Description
7	CC PIN ATTACHED	0b	0b: CC1 is attached
1	CC_FIN_ATTACHED		1b: CC2 is attached
			00b: PowerDefault.SNK (source supplies default USB current)
6:5	SINK POWER STATE	00b	01b: Power1.5.SNK (source supplies 1.5 A USB Type-C current)
0.5	SINK_FOWER_STATE	OOD	10b: Power3.0.SNK (source supplies 3.0 A USB Type-C current)
			11b: do not use

DS11503 - Rev 3 page 26/66



Bit	Field name	Reset	Description
			00h: Unattached.SNK
			01h: AttachWait.SNK
			02h: Attached.SNK
			03h: DebugAccessory.SNK
			04h: reserved
			05h: reserved
			06h: reserved
			07h: TryWait.SNK
			08h: Unattached.SRC
			09h: AttachWait.SRC
			0Ah: Attached.SRC
			0Bh: reserved
			0Ch: Try.SRC
			0Dh: Unattached.Accessory
			0Eh: AttachWait.Accessory
		00h	0Fh: AudioAccessory
4:0	TYPEC_FSM_STATE	or	10h: UnorientedDebugAccessory.SRC
		08h	11h: reserved
			12h: reserved
			13h: ErrorRecovery
			14h: TryDebounce.SNK (intermediate state towards Try.SNK state)
			15h: Try.SNK
			16h: reserved
			17h: TryWait.SRC
			18h: UnattachedWait.SRC (V _{CONN} intermediate discharge state)
			19h: OrientedDebugAccessory.SRC
			1Ah: reserved
			1Bh: reserved
			1Ch: reserved
			1Dh: reserved
			1Eh: reserved
			1Fh: reserved

The reset value of TYPEC_FSM_STATE bits is:

- 00h when device operates in sink power role (Unattached.SNK)
- 08h when device operates in source power role (Unattached.SRC)

The CC_PIN_ATTACHED bit indicates which CC pin is connected to the CC line. Its value is consistent with the logic level of the A_B_SIDE output pin providing cable orientation.

The SINK_POWER_STATE bits indicate the current level advertised by the source that the sink can consume when the device works in sink power role.

The TYPEC_FSM_STATE bits indicate the current state of the Type-C FSM corresponding to the power mode defined in CC_POWER_MODE_CTRL register.

DS11503 - Rev 3 page 27/66



5.1.8 HW_FAULT_STATUS_TRANS

Address: 12h Access: RC

Note: This register indicates a bit value change has occurred in HW_FAULT_STATUS register. It also alerts when the

overtemperature condition is met.

Table 24. HW_FAULT_STATUS_TRANS register

Bit	Field name	Reset	Description
			0b: cleared
7	THERMAL_FAULT	0b	1b: junction temperature is above temperature threshold of 145° C
6	Reserved	0b	Do not use
5	VPU OVP FAULT TRANS	0b	0b: cleared
5	VFU_OVF_FAULT_TRANS	UD	1b: transition occured on VPU_OVP_FAULT bit
4	VPU_VALID_TRANS	0b	0b: cleared
_	VI O_VALID_ITANO		1b: transition occured on VPU_VALID bit
3	Reserved	0b	Do not use
			0b: cleared
2	VCONN_SW_RVP_FAULT_TRANS	0b	1b: transition occured on VCONN_SW_RVP_FAULT bits
			0b: cleared
1	VCONN_SW_OCP_FAULT_TRANS	0b	1b: transition occured on VCONN_SW_OCP_FAULT bits
	VCONN_SW_OVP_FAULT_TRANS		0b: cleared
0		0b	1b: transition occured on VCONN_SW_OVP_FAULT bits

DS11503 - Rev 3 page 28/66



5.1.9 **HW_FAULT_STATUS**

Address: 13h Access: RO

Note: This register provides information on hardware fault conditions related to the internal pull-up voltage in source

power role and to the V_{CONN} power switches.

Table 25. HW_FAULT_STATUS register

Bit	Field name	Reset	Description
7	VPU_OVP_FAULT	0b	0b: voltage on CC pins is below OVP threshold of 6.0 V
,	VF0_0VF_1A0L1	OD	1b: voltage on CC pins is above OVP threshold of 6.0 V
6	VPU VALID	1b	0b: pull-up voltage on CC pins is below UVLO threshold of 2.8 V
0	VFO_VALID	10	1b: pull-up voltage on CC pins is above UVLO threshold of 2.8 V (safe condition)
_	VOONN OW DVD FAULT OOA	Ola	0b: no reverse voltage on V _{CONN} power switch connected to CC1
5	VCONN_SW_RVP_FAULT_CC1	0b	1b: reverse voltage detected on V _{CONN} power switch connected to CC1
4	VCONN OW DVD FAULT CCC	Ob	0b: no reverse voltage on V _{CONN} power switch connected to CC2
4	VCONN_SW_RVP_FAULT_CC2	0b	1b: reverse voltage detected on V _{CONN} power switch connected to CC2
2	VCONN OW OCD FAULT CC4	Ob	0b: no short-circuit or overcurrent on V _{CONN} power switch connected to CC1
3	VCONN_SW_OCP_FAULT_CC1	0b	1b: short-circuit or overcurrent detected on V _{CONN} power switch connected to CC1
2	VCONN OW OCD FAULT CC2	Ob	0b: no short-circuit or overcurrent on V _{CONN} power switch connected to CC2
2	VCONN_SW_OCP_FAULT_CC2	0b	1b: short-circuit or overcurrent detected on V _{CONN} power switch connected to CC2
	VOONN OW OVE FAULT 334		0b: no overvoltage on V _{CONN} power switch connected to CC1
1	VCONN_SW_OVP_FAULT_CC1	0b	1b: overvoltage detected on V _{CONN} power switch connected to CC1
	VOONN OW OVE FAULT COS	Ola	0b: no overvoltage on V _{CONN} power switch connected to CC2
0	VCONN_SW_OVP_FAULT_CC2	0b	1b: overvoltage detected on V _{CONN} power switch connected to CC2

The VPU_VALID and VPU_OVP_FAULT bits are related to the internal pull-up voltage applied on the CC pins when the device works in source power role. They inform about an internal supply issue that could prevent the device from detecting a valid connection to a distant device.

5.1.10 CC_CAPABILITY_CTRL

Address: 18h Access: R/W

DS11503 - Rev 3 page 29/66



Note:

When operating in source power role, this register allows the advertising of the current capability to be changed as defined in the USB Type-C standard specification and the V_{CONN} supply capability.

Table 26. CC_CAPABILITY_CTRL register

Bit	Field name	Reset	Description
			00b: default USB current (500 mA or 900 mA)
7:6	CC CURRENT ADVERTISED	01b(NVM)	01b: 1.5 A USB Type-C current
7.0	CC_CURRENT_ADVERTISED	UID((VIII)	10b: 3.0 A USB Type-C current
			11b: do not use
5	Reserved	1b	Do not use
4	CO VICONINI DICCUARDOS EN	Ob (NVM)	0b: V _{CONN} discharge disabled on CC pin
4	CC_VCONN_DISCHARGE_EN	Op (MAIM)	1b: V _{CONN} discharge enabled for 250 ms on CC pin
3:1	Reserved	000b	Do not use
	OO VOONN OURRIN EN	1h(NVM)	0b: V _{CONN} supply capability disabled on CC pin
0	CC_VCONN_SUPPLY_EN	10((40)())	1b: V _{CONN} supply capability enabled on CC pin

5.1.11 CC_VCONN_SWITCH_CTRL

Address: 1Eh Access: R/W

Note:

This register allows the default current limit of the power switches supplying V_{CONN} on the CC pins to be changed.

Table 27. CC_VCONN_SWITCH_CTRL register

Bit	Field name	Reset	Description
7:4	Reserved	0000b	Do not use
			0000b: 350 mA (default)
			0001b: 300 mA
			0010b: 250 mA
			0011b: 200 mA
			0100b: 150 mA
3:0	CC_VCONN_SWITCH_ILIM	0000b (NVM)	0101b: 100 mA
			0110b: 400 mA
			0111b: 450 mA
			1000b: 500 mA
			1001b: 550 mA
			1010b: 600 mA

5.1.12 VCONN_MONITORING_CTRL

Address: 20h Access: R/W

Note: This register allows the default voltage monitoring conditions for V_{CONN} to be modified.

DS11503 - Rev 3 page 30/66



Table 28. VCONN_MONITORING_CTRL register

Bit	Field name	Reset	Description
7	VCONN MONITORING EN	1b	0b: disables UVLO threshold detection on VCONN pin
/	VCONN_WONTORING_EN	10	1b: enables UVLO threshold detection on VCONN pin
			0b: selects high UVLO threshold (default)
6	VCONN_UVLO_THRESHOLD	0b	1b: selects low UVLO threshold (case where V_{CONN} -powered accessories operate down to 2.7 V)
5	Reserved	1b	Do not use
4	Reserved	0b	Do not use
3:0	Reserved	0000b	Do not use

Disabling the UVLO threshold detection on VCONN pin deactivates the V_{CONN} power path and sets VCONN_PRESENCE bit to 0b in the MONITORING_STATUS register.

See Section 8.3 Electrical and timing characteristics for the threshold voltage description and value on VCONN pin.

DS11503 - Rev 3 page 31/66



5.1.13 VBUS_MONITORING_RANGE_CTRL

Address: 22h Access: R/W

Note: This register allows the low and high limits of the V_{BUS} monitoring voltage range to be changed during

attachment.

Table 29. VBUS_MONITORING_RANGE_CTRL register

Bit	Field name	Reset	Description
7:4	SHIFT_HIGH_VBUS_LIMIT	0000b ^(NVM)	Binary coded V_{SHUSBH} coefficient to shift up the nominal high voltage limit from 1% (0001b) to 15% (1111b) of V_{BUS} voltage by step of 1%
3:0	SHIFT_LOW_VBUS_LIMIT	0000b ^(NVM)	Binary coded V_{SHUSBL} coefficient to shift down the nominal low voltage limit from 1% (0001b) to 15% (1111b) of V_{BUS} voltage by step of 1%

 V_{BUS} voltage is fixed at 5.0 V. The nominal values of the high and low limits of V_{BUS} monitoring voltage range are respectively V_{BUS} +5% and V_{BUS} -5%. Each coefficient V_{SHUSBH} and V_{SHUSBH} represents the fraction of V_{BUS} voltage that is either added or subtracted to the nominal value of the corresponding limit to determine the V_{BUS} monitoring voltage limits (see Section 8.3 Electrical and timing characteristics).

When STUSB1600 is in unattached state, the register takes the reset values. When a device is attached, the register takes the values set in the NVM (see Section 6 Start-up configuration) or those set by software during attachment.

The register is valid for both power role. Depending on whether the device operates in source power role or sink power role, the register takes the values set in the NVM related to the running power role.

5.1.14 RESET_CTRL

Address: 23h Access: R/W

Note: This register allows the device to be reset by software.

Table 30. RESET_CTRL register

Bit#	Field Name	Reset	Description
7:1	Reserved	0000000b	Do not use
0	SW_RESET_EN	0b	0b: device reset is performed by hardware RESET pin 1b: forces the device reset as long as this bit value is set

The SW_RESET_EN bit acts as the hardware RESET pin except that I²C control registers are not reset to their default value. They keep the last changed value. The SW_RESET_EN bit does not command the RESET pin.

5.1.15 VBUS_DISCHARGE_TIME_CTRL

Address: 25h Access: R/W

Note: This register contains the parameter used to define the V_{BUS} discharge time when the internal V_{BUS} discharge

path is activated on VBUS_SENSE pin.

DS11503 - Rev 3 page 32/66



Table 31. VBUS_DISCHARGE_TIME_CTRL register

Bit	Field name	Reset	Description
7:4	VBUS_DISCHARGE_TIME_TO_0V	0110b ^(NVM)	Binary coded T _{DISPARAM} coefficient used to compute the V _{BUS} discharge time to 0 V: T _{DISUSB} =84 ms (typical) * T _{DISPARAM}
3:0	Reserved	1111b	Do not use

5.1.16 VBUS_DISCHARGE_STATUS

Address: 26h Access: RO

Note: This register gives information during the operation on the activation state of the internal V_{BUS} discharge path on

VBUS_SENSE pin.

Table 32. VBUS_DISCHARGE_STATUS register

Bit	Field name	Reset	Description
7	VBUS_DISCHARGE_EN	0b	0b: V _{BUS} discharge path is deactivated 1b: V _{BUS} discharge path is activated
6:1	Reserved	0000000b	Do not use

5.1.17 VBUS_ENABLE_STATUS

Address: 27h Access: R0

Note:

This register gives some information during operations on the activation state of the V_{BUS} power path through $VBUS_EN_SRC$ pin in source power role and $VBUS_EN_SNK$ pin in sink power role.

Table 33. VBUS_ENABLE_STATUS register

Bit	Field name	Reset	Description
7:2	Reserved	0b Do not use	
1	VBUS_SINK_EN	0b	0b: V _{BUS} sink power path is disabled 1b: V _{BUS} sink power path is enabled
0	VBUS_SOURCE_EN	0b	0b: V _{BUS} source power path is disabled 1b: V _{BUS} source power path is enabled

DS11503 - Rev 3 page 33/66



5.1.18 CC_POWER_MODE_CTRL

Address: 28h Access: R/W

Note: this register allows the default Type-C power mode to be changed if needed during an operation. It requires that

the hardware implementation of the targeted application is consistent with the functioning of the new Type-C

power mode selected.

Table 34. CC_POWER_MODE_CTRL register

Bit	Field name	Reset	Description
7:3	Reserved	00000b	Do not use
2:0	CC_POWER_MODE	011 ^(NVM)	000b: source power role with accessory support 001b: sink power role with accessory support 010b: sink power role without accessory support 011b: dual power role with accessory support 100b: dual power role with accessory and Try.SRC support 101b: dual power role with accessory and Try.SNK support 110b: do not use 111b: do not use

5.1.19 VBUS_MONITORING_CTRL

Address: 2Eh Access: R/W

Note: this register allows the default monitoring conditions of the V_{BUS} voltage over the power path from the VDD and

VBUS_SENSE pins to be modified.

Table 35. VBUS_MONITORING_CTRL register

Bit	Field name	Reset	Description
7	Reserved	0b	Do not use
6	VDD_OVLO_DISABLE	0b ^(NVM)	0b: enables OVLO threshold detection on VDD pin 1b: disables OVLO threshold detection on VDD pin
5	Reserved	0b	Do not use
4	VBUS_VALID_RANGE_DISABLE	0b ^(NVM)	Ob: enables valid V _{BUS} voltage range detection 1b: disables valid V _{BUS} voltage range detection (V _{BUS} UVLO threshold detection used instead)
3	Reserved	0b	Do not use
2:1	VBUS_VSAFE0V_THRESHOLD	00b (NVM)	00b : V _{BUS} vSafe0V threshold = 0.6 V 01b : V _{BUS} vSafe0V threshold = 0.9 V 10b : V _{BUS} vSafe0V threshold = 1.2 V 11b : V _{BUS} vSafe0V threshold = 1.8 V
0	VDD_UVLO_DISABLE	1b ^(NVM)	0b: enables UVLO threshold detection on VDD pin 1b: disables UVLO threshold detection on VDD pin

DS11503 - Rev 3 page 34/66



The VBUS_VALID_RANGE_DISABLE and VBUS_VSAFE0V_THRESHOLD bits define monitoring conditions applicable to VBUS_SENSE pin connected to USB Type-C receptacle side.

The VBUS_VALID_RANGE_DISABLE bit allows the valid V_{BUS} voltage range conditions to be substituted by the V_{BUS} UVLO threshold condition to establish a valid device attachment and to assert the V_{BUS} power path.

The VBUS_VSAFE0V_THRESHOLD bit indicates the voltage value of the V_{BUS} vSafe0V threshold used in source power role as a Type-C FSM condition to establish a valid device attachment.

The VDD_UVLO_DISABLE and VDD_OVLO_DISABLE bit define monitoring conditions applicable to VDD supply pin when it is connected to the main power supply in source power role only:

- When UVLO detection is enabled, VBUS_EN_SRC pin is asserted only if voltage on VDD pin is above VDDUVLO threshold
- When OVLO detection is enabled, VBUS_EN_SRC pin is asserted only if voltage on VDD pin is below VDDOVLO threshold

See Section 8.3 Electrical and timing characteristics for the threshold voltage description and value on VDD and VBUS_SENSE pins.

DS11503 - Rev 3 page 35/66



6 Start-up configuration

6.1 User-defined parameters

The STUSB1600 has a set of user-defined parameters that can be customized by NVM re-programming and/or by software through I²C interface. It allows the customer to change the preset configuration of USB Type-C interface and to define a new configuration to meet specific customer requirements addressing various applications, use cases or specific implementations.

The NVM re-programming overrides the initial default setting to define a new default setting that is used at power-up or after a reset. The default value is copied at power-up, or after a reset, from the embedded NVM into dedicated I²C register bits (see Section 5.1 Register description).

When a default value is changed during functioning by software, the new setting remains in effect as long as the STUSB1600 operates or when it is changed again. But after power-off and power-up, or after a reset, the STUSB1600 takes back default values defined in the NVM.

6.2 Default start-up configuration

The table below lists the user-defined parameters and indicates the default start-up configuration of the STUSB1600.

Three types of user-defined parameters are specified in the table with respect to the "Customization type" column:

- SW: indicates parameters that can be customized only by software through I²C interface during system operations
- NVM: indicates parameters that can be customized by NVM re-programming only
- NVM/SW: indicates parameters that can be customized by NVM re-programming and/or by software
- through I²C interface during system operations

Table 36. STUSB1600 user-defined parameters and default settings

Customization type	Parameter	Default value and description	I ² C register address
NVM / SW	CC_CONNECTION_STATUS_AL_MASK	1b: interrupt masked	0Ch
NVM / SW	MONITORING_STATUS_AL_MASK	1b: interrupt masked	0Ch
NVM / SW	HW_FAULT_STATUS_AL_MASK	1b: interrupt masked	0Ch
NVM	STANDBY_POWER_MODE_DISABLE	1b: disables standby power mode	n. a.
NVM / SW	CC_CURRENT_ADVERTISED	01b: 1.5 A	18h
NVM / SW	CC_VCONN_DISCHARGE_EN	0b: V _{CONN} discharge disabled on CC pin	18h
NVM / SW	CC_VCONN_SUPPLY_EN	1b: V _{CONN} supply capability enabled on CC pin	18h
NVM / SW	CC_VCONN_SWITCH_ILIM	0000b: 350 mA	1Eh
SW	VCONN_MONITORING_EN	1b: enables UVLO threshold detection on VCONN pin	20h
SW	VCONN_UVLO_THRESHOLD	0b: high UVLO threshold of 4.65 V	20h
NVM / SW	SHIFT_HIGH_VBUS_LIMIT_SOURCE	0101b: V_{SHUSBH} = 5% of V_{BUS} , high voltage limit $V_{MONUSBH}$ Source = V_{BUS} +10%	22h
NVM / SW	SHIFT_LOW_VBUS_LIMIT_SOURCE	0101b: V _{SHUSBL} = 5% of V _{BUS} , low voltage limit V _{MONUSBL} Source = V _{BUS} -10%	22h

DS11503 - Rev 3 page 36/66



Customization type	Parameter	Default value and description	I ² C register address
		0101b: V _{SHUSBH} = 5% of V _{BUS} , high	
NVM/SW	SHIFT_HIGH_VBUS_LIMIT_SINK	voltage limit V _{MONUSBH Sink} =	22h
		V _{BUS} +10%	
NVM / SW	SHIFT_LOW_VBUS_LIMIT_SINK	1111b: V _{SHUSBL} = 15% of V _{BUS} , low voltage limit V _{MONUSBL} Sink = V _{BUS} -20%	22h
SW	SW_RESET_EN	0b: device reset is performed from hardware RESET pin	23h
NVM / SW	VBUS_DISCHARGE_TIME_TO_0V	0110b: _{TDISPARAM} = 6, discharge time T _{DISUSB} = 504 ms	25h
NVM	VBUS_DISCHARGE_DISABLE	0b: enables V _{BUS} discharge path	n.a.
NVM / SW	CC_POWER_MODE	011b: dual power role with accessory support	28h
NVM / SW	VDD_OVLO_DISABLE	0b: enables OVLO threshold detection on VDD pin	2Eh
NVM / SW	VDD_VALID_RANGE_DISABLE	0b: enables valid V _{BUS} voltage range detection	2Eh
NVM / SW	VBUS_VSAFE0V_THRESHOLD	00b: V _{BUS} vSafe0V threshold = 0.6 V	2Eh
NVM / SW	VDD_UVLO_DISABLE	1b: disables UVLO threshold detection on VDD pin	2Eh

DS11503 - Rev 3 page 37/66



7 Application

The sections below are not part of ST product specifications. They are intended to give a generic application overview to be used by the customer as a starting point for further implementations and customizations. ST does not warrant compliance with customer specifications. Full system implementation and validation are under customer's responsibility.

7.1 General information

7.1.1 Power supplies

The STUSB1600 can be supplied in three different ways depending on the targeted application:

- Through VDD pin only for applications powered by V_{BUS} only that operate either in source power role or in sink power role with dead-battery mode support
- Through VSYS pin only for AC-powered applications with a system power supply delivering 3.3 V or 5 V
- Through VDD and VSYS pins either for applications powered by a battery with a dead-battery mode support
 or for applications powered by V _{BUS} with a system power supply delivering 3.3 V or 5 V. When both VDD
 and VSYS power supplies are present, the low power supply VSYS is selected when VSYS voltage is above
 3.1 V. Otherwise VDD is selected

7.1.2 Connection to MCU or application processor

The connection to an MCU or an application processor is optional.

When a connection through I²C interface is implemented, it provides extensive functionality during system operations. For instance, it may be used to:

- Define the port configuration during system boot (in case the NVM parameters are not customized during manufacturing)
- 2. Change the default configuration at any time during operations
- 3. Re-configure the port power mode (i.e. source, sink or dual role),
- 4. Adjust the port power capability in source power role according to contextual power availability and/or the power partitioning with other ports
- 5. Save system power by shutting down the DC-DC converter according to the attachment detection state
- 6. Provide a diagnostic of the Type-C connection and the V_{BUS} power path in real time

DS11503 - Rev 3 page 38/66




7.2 USB Type-C typical applications

7.2.1 Source type application

7.2.1.1 Application schematic

Figure 7. Implementation example in source type application



7.2.1.2 Default start-up configuration

Table 37. Default setting for a source type application

Customization type	Parameter	Default value and description	l ² C register address
NVM /SW	CC_CONNECTION_STATUS_AL_MASK	1b: interrupt masked	0Ch
NVM /SW	MONITORING_STATUS_AL_MASK	1b: interrupt masked	0Ch
NVM /SW	HW_FAULT_STATUS_AL_MASK	1b: interrupt masked	0Ch
NVM	STANDBY_POWER_MODE_DISABLE	1b: disables standby power mode	n. a.
NVM /SW	CC_CURRENT_ADVERTISED	01b: 1.5 A	18h
NVM /SW	CC_VCONN_DISCHARGE_EN	0b: VCONN discharge disabled on CC pin	18h
NVM /SW	CC_VCONN_SUPPLY_EN	1b: VCONN supply capability enabled on CC pin	18h
NVM /SW	CC_VCONN_SWITCH_ILIM	0000b: 350 mA	1Eh
SW	VCONN_MONITORING_EN	1b: enables UVLO threshold detection on VCONN pin	20h
SW	VCONN_UVLO_THRESHOLD	0b: high UVLO threshold of 4.65 V	20h

DS11503 - Rev 3 page 39/66



Customization type	Parameter	Default value and description	l ² C register address
		0101b:	
NVM /SW	SHIFT_HIGH_VBUS_LIMIT_SOURCE	V_{SHUSBH} = 5% of V_{BUS} , high voltage limit	22h
		V _{MONUSBH} Source = V _{BUS} +10%	
NVM /SW	SHIFT_LOW_VBUS_LIMIT_SOURCE	0101b: V_{SHUSBL} = 5% of V_{BUS} , low voltage limit $V_{MONUSBL\ Source}$ = V_{BUS} -10%	22h
SW	SW_RESET_EN	0b: device reset is performed from hardware RESET pin	23h
NVM /SW	VBUS_DISCHARGE_TIME_TO_0V	0110b: T _{DISPARAM} = 6, discharge time T _{DISUSB} = 504 ms	25h
NVM	VBUS_DISCHARGE_DISABLE	0b: enables V _{BUS} discharge path	n. a.
NVM /SW	CC_POWER_MODE	000b: source power role with accessory support (1)	28h
NVM /SW	VDD_OVLO_DISABLE	0b: enables OVLO threshold detection on VDD pin	2Eh
NVM /SW	VBUS_VALID_RANGE_DISABLE	0b: enables valid V _{BUS} voltage range detection	2Eh
NVM /SW	VBUS_VSAFE0V_THRESHOLD	00b : V _{BUS} vSafe0V threshold = 0.6 V	2Eh
NVM /SW	VDD_UVLO_DISABLE	1b: disables UVLO threshold detection on VDD pin	2Eh

^{1.} Indicates parameter customized by NVM re-programming.

7.2.1.3 VBUS power path assertion

Table 38. Conditions for $V_{\mbox{\footnotesize{BUS}}}$ power path assertion in source power role

		Electrical		Operation conditions		
	Pin	value	Type-C attached state	VDD pin monitoring	VBUS_SENSE pin monitoring	Comment
			Attached.SRC			
	VBUS_EN_SRC	0	or UnorientedDebug Accessory.SRC or OrientedDebug Accessory.SRC	V _{DD} < V _{DDOVLO} if VDD pin is supplied	V _{BUS} is within valid voltage range	The signal is asserted only if all the valid operation conditions are met
	HiZ	Any other state	V _{DD} > V _{DDOVLO} if VDD pin is supplied	V _{BUS} is out of valid voltage range	The signal is de- asserted when at least one non-valid operation condition is met.	

DS11503 - Rev 3 page 40/66



7.2.1.4 Device state according to connection state

Table 39. Source power role with accessory support

Connection state	CC1 pin	CC2 pin	Type-C device state CC_OPERATION_ STATUS register@11h	A_B_SIDE pin	VCONN supply	VBUS_EN_SRC pin	CC_CONNECTION_ STATUS register @0Eh
Nothing attached	Open	Open	Unattached.SRC	HiZ	OFF	HiZ	00h
Ciple attached	Rd	Open	Attached CDC	HiZ	OFF	0	2Dh
Sink attached	Open	Rd	Attached.SRC	0	OFF	0	2Dh
Powered	Open	Ra		HiZ	OFF	HiZ	00h
cable without sink attached	Ra	Open	Unattached.SRC	HiZ	OFF	HiZ	00h
Powered cable with sink	Rd	Ra		HiZ	CC2	0	2Fh
attached or Vconn- powered Accessory attached	Ra	Rd	Attached.SRC	0	CC1	0	2Fh
Debug accessory mode attached source role	Rp	Rp	Unattached.SRC	HiZ	OFF	HiZ	00h
Debug accessory mode attached sink role	Rd	Rd	UnorientedDebug Accessory.SRC	HiZ	OFF	0	6Dh
Debug	Rd	≤Ra		HiZ	OFF	0	6Dh
accessory mode attached sink role	≤Ra	Rd	OrientedDebug Accessory.SRC	0	OFF	0	6Dh
Audio adapter accessory mode attached	Ra	Ra	AudioAccessory	HiZ	OFF	HiZ	81h

The value of CC1 and CC2 pins is defined from a termination perspective and corresponds to the termination presented by the connected device.

The CC_CONNECTION_STATUS register can report other values than the one presented in this table. This reflects the state transitions in Type-C FSM that can be ignored from the application stand point.


DS11503 - Rev 3 page 41/66



7.2.2 Sink type application

7.2.2.1 Application schematic in sink type

Figure 8. Implementation example in sink type application



Note: The schematic configuration is in dead-battery mode.

7.2.2.2 Default start-up configuration

Table 40. Default setting for a sink type application

Customization type	Parameter	Default value and description	I ² C register address
NVM / SW	CC_CONNECTION_STATUS_AL_MASK	1b: interrupt masked	0Ch
NVM / SW	MONITORING_STATUS_AL_MASK	1b: interrupt masked	0Ch
NVM / SW	HW_FAULT_STATUS_AL_MASK	1b: interrupt masked	0Ch
NVM	STANDBY_POWER_MODE_DISABLE	1b: disables standby power mode	n. a.
NVM / SW	CC_CURRENT_ADVERTISED	01b: 1.5 A	18h
NVM / SW	CC_VCONN_DISCHARGE_EN	0b: VCONN discharge disabled on CC pin	18h
NVM / SW	CC_VCONN_SUPPLY_EN	1b: VCONN supply capability enabled on CC pin	18h
NVM / SW	CC_VCONN_SWITCH_ILIM	0000b: 350 mA	1Eh
SW	VCONN_MONITORING_EN	1b: enables UVLO threshold detection on VCONN pin	20h
SW	VCONN_UVLO_THRESHOLD	0b: high UVLO threshold of 4.65 V	20h
NVM / SW	SHIFT_HIGH_VBUS_LIMIT_SINK	0101b: V_{SHUSBH} = 5% of V_{BUS} , high voltage limit $V_{MONUSBH\ Sink}$ = V_{BUS} +10%	22h

DS11503 - Rev 3 page 42/66



Customization type	Parameter	Default value and description	I ² C register address
NVM / SW	SHIFT_LOW_VBUS_LIMIT_SINK	1111b: V _{SHUSBL} = 15% of V _{BUS} , low voltage limit V _{MONUSBL Sink} = V _{BUS} -20%	22h
SW	SW_RESET_EN	0b: device reset is performed from hardware RESET pin	23h
NVM / SW	VBUS_DISCHARGE_TIME_TO_0V	0110b: T _{DISPARAM} = 6, discharge time T _{DISUSB} = 504 ms	25h
NVM	VBUS_DISCHARGE_DISABLE	0b: enables V _{BUS} discharge path	n. a.
NVM / SW	CC_POWER_MODE	001b: sink power role with accessory support ⁽¹⁾	28h
NVM / SW	VDD_OVLO_DISABLE	0b: enables OVLO threshold detection on VDD pin	2Eh
NVM / SW	VBUS_VALID_RANGE_DISABLE	0b: enables valid V _{BUS} voltage range detection	2Eh
NVM / SW	VBUS_VSAFE0V_THRESHOLD	00b: V _{BUS} vSafe0V threshold = 0.6 V	2Eh
NVM / SW	VDD_UVLO_DISABLE	1b: disables UVLO threshold detection on VDD pin	2Eh

^{1.} Indicates parameter customized by NVM re-programming.

7.2.2.3 VBUS power path assertion

Table 41. Conditions for V_{BUS} power path assertion in sink power role

	Electrical	Оре			
Pin	value	Type-C attached state	VDD pin monitoring	VBUS_SENSE pin monitoring	Comment
VBUS_EN_SNK	0	Attached.SNK or DebugAccessory.SNK	Not applicable	V _{BUS} is within valid voltage range	The signal is asserted only if all the valid operation conditions are met.
	HiZ	Any other state	Not applicable	V _{BUS} is out of valid voltage range	The signal is de- asserted when at least one non- valid operation condition is met.

7.2.2.4 Device state according to connection state

Table 42. Sink power role with accessory support

Connection state	CC1 pin	CC2 pin	Type-C device state CC_OPERATION_ STATUS register @11h	A_B_SIDE pin	VCONN supply	VBUS_EN_SNK pin	CC_CONNECTION_ STATUS register @0Eh
Nothing attached	Open	Open	(Toggling) Unattached. SNK Unattached. ACC	HiZ	OFF	HiZ	00h

DS11503 - Rev 3 page 43/66



Connection state	CC1 pin	CC2 pin	Type-C device state CC_OPERATION_ STATUS register @11h	A_B_SIDE pin	VCONN supply	VBUS_EN_SNK pin	CC_CONNECTION_ STATUS register @0Eh
Source	Rp	Open or Ra	Attached.	HiZ	OFF	0	41h
attached	Open or Ra	Rp	SNK	0	OFF	0	41h
Danis	Open	Ra	(Toggling)	HiZ	OFF	HiZ	00h
Powered cable without source attached	Ra	Open	Unattached. SNK Unattached. ACC	HiZ	OFF	HiZ	00h
Debug accessory mode attached sink role	Rd	Rd	(Toggling) Unattached. SNK Unattached. ACC	HiZ	OFF	HiZ	00h
Debug accessory mode attached source role	Rp def/ 1.5 A/ 3 A	Rp def/ 1.5A/3A	Debug Accessory.SNK (default USB)	HiZ	OFF	0	61h
Debug	Rp 3 A	Rp 1.5 A	Debug	HiZ			61h
accessory mode attached source role	Rp 1.5 A	Rp 3 A	Accessory.SNK (Default USB)	0	OFF	0	61h
Debug	Rp 1.5 A	Rp def.	Debug	HiZ			61h
accessory mode attached source role	Rp def.	Rp 1.5 A	Accessory.SNK (1.5 A)	0	OFF	0	61h
Debug	Rp 3 A	Rp def.	Debug	HiZ			61h
accessory mode attached source role	Rp def.	Rp 3 A	Accessory.SNK (3.0 A)	0	OFF	0	61h
Audio adapter accessory mode attached	Ra	Ra	Audio accessory	HiZ	OFF	HiZ	81h
	Rd	Ra	(Toggling)	HiZ	OFF	HiZ	00h
VCONN- powered accessory attached	Ra	Rd	Unattached. SNK Unattached. ACC	HiZ	OFF	HiZ	00h

The value of CC1 and CC2 pins is defined from a termination perspective and corresponds to the termination presented by the connected device.

The CC_CONNECTION_STATUS register can report other values than the one presented inside this table. This reflects the state transitions in Type-C FSM that can be ignored from the application stand point.


DS11503 - Rev 3 page 44/66



7.2.3 Dual role type application

7.2.3.1 Application schematic

Figure 9. Implementation example in dual role type application



Note: The schematic configuration in dead-battery mode.

DS11503 - Rev 3 page 45/66



7.2.3.2 Default start-up configuration

Table 43. Default setting for a dual role type application

sustomization type	Parameter	Default value and description	I ² C register address	
NVM / SW	CC_CONNECTION_STATUS_AL_MASK	1b: interrupt masked	0Ch	
NVM / SW	MONITORING_STATUS_AL_MASK	1b: interrupt masked	0Ch	
NVM / SW	HW_FAULT_STATUS_AL_MASK	1b: interrupt masked	0Ch	
NVM	STANDBY_POWER_MODE_DISABLE	1b: disables standby power mode	n. a.	
NVM / SW	CC_CURRENT_ADVERTISED	01b: 1.5 A	18h	
NVM / SW	CC_VCONN_DISCHARGE_EN	0b: VCONN discharge disabled on CC pin	18h	
NVM / SW	CC_VCONN_SUPPLY_EN	1b: VCONN supply capability enabled on CC pin	18h	
NVM / SW	CC_VCONN_SWITCH_ILIM	0000b: 350 mA	1Eh	
SW	VCONN_MONITORING_EN	1b: enables UVLO threshold detection on VCONN pin	20h	
SW	VCONN_UVLO_THRESHOLD	0b: high UVLO threshold of 4.65 V	20h	
		0101b: $V_{SHUSBH} = 5\%$ of V_{BUS} ,		
NVM / SW	SHIFT_HIGH_VBUS_LIMIT_SOURCE	high voltage limit $V_{MONUSBH Source} = V_{BUS} + 10\%$	22h	
NVM / SW	SHIFT_LOW_VBUS_LIMIT_SOURCE	0101b: V _{SHUSBL} = 5% of V _{BUS} , low voltage limit V _{MONUSBL} Source = V _{BUS} -10%	22h	
NVM / SW	SHIFT_HIGH_VBUS_LIMIT_SINK	0101b: V _{SHUSBH} = 5% of V _{BUS} , high	22h	
INVIVITY SVV	STILL TELLON TO SERVICE STATE OF THE STATE O	voltage limit V _{MONUSBH Sink} = V _{BUS} +10%	2211	
NVM / SW	SHIFT_LOW_VBUS_LIMIT_SINK	1111b: V _{SHUSBL} = 15% of V _{BUS} , low	22h	
NVIVI / SVV	STILL TECON_VB03_EIMIT_SIIVIX	voltage limit V _{MONUSBL Sink} = V _{BUS} -20%	2211	
SW	SW_RESET_EN	0b: device reset is performed from hardware RESET pin	23h	
NIVIM / CVA/	VALUE DISCHARGE TIME TO OV	0110b:T _{DISPARAM} = 6, discharge time	25h	
NVM / SW	VBUS_DISCHARGE_TIME_TO_0V	T _{DISUSB} = 504 ms		
NVM	VBUS_DISCHARGE_DISABLE	0b: enables V _{BUS} discharge path	n. a.	
NVM / SW	CC_POWER_MODE	011b: dual power role with accessory support	28h	
NVM / SW	VDD_OVLO_DISABLE	0b: enables OVLO threshold detection on VDD pin	2Eh	
NVM / SW	VBUS_VALID_RANGE_DISABLE	0b: enables valid V _{BUS} voltage range detection	2Eh	
NVM / SW	VBUS_VSAFE0V_THRESHOLD	00b : V _{BUS} vSafe0V threshold = 0.6 V	2Eh	
NVM / SW	VDD_UVLO_DISABLE	1b: disables UVLO threshold detection on VDD pin	2Eh	

DS11503 - Rev 3 page 46/66



7.2.3.3 VBUS power path assertion

Table 44. Conditions for $\ensuremath{V_{\text{BUS}}}$ power path assertion in source power role

	Electrical	0			
Pin value		Type-C attached state	VDD pin monitoring	VBUS_SENSE pin monitoring	Comment
VBUS_EN_SRC	0	Attached.SRC or UnorientedDebug Accessory.SRC or OrientedDebug Accessory.SRC	V _{DD} < V _{DDOVLO} if VDD pin is supplied	V _{BUS} within valid voltage range	The signal is asserted only if all the valid operation conditions are met
	HiZ	Any other state	VDD > V _{DDOVLO} if VDD pin is supplied	V _{BUS} is out of valid voltage range	The signal is de- asserted when at least one non-valid operation condition is met

Table 45. Conditions for $V_{\mbox{\scriptsize BUS}}$ power path assertion in sink power role

Electrical		C			
Pin	value	Type-C attached state	VDD pin monitoring	VBUS_SENSE pin monitoring	Comment
VBUS_EN_SNK	0	Attached.SNK or Debug Accessory.SNK	Not applicable	V _{BUS} is within valid voltage range	The signal is asserted only if all the valid operation conditions are met
	HiZ	Any other state	Not applicable	V _{BUS} is out of valid voltage range	The signal is de- asserted when at least one non-valid operation condition is met

DS11503 - Rev 3 page 47/66



7.2.3.4 Device state according to connection state

Table 46. Dual power role with accessory support

Connect. state	CC1 pin	CC2 pin	Type-C device state CC_ OPERAT_ STATUS register @11h	A_B_SIDE pin	VCONN supply	VBUS_EN_SRC pin	VBUS_EN_SNK pin	CC_CONNECTION_ STATUS register @0Eh
Nothing attached	Open	Open	(Toggling) Unattached.SRC Unattached.SNK	HiZ	OFF	Hiz	HiZ	00h
Sink	Rd	Open	Attached.	HiZ	OFF	0	HiZ	2Dh
attached	Open	Rd	SRC	0	OFF	0	HiZ	2Dh
Powered	Open	Ra	(Toggling)	HiZ	OFF	HiZ	HiZ	00h
cable without sink or source attached	Ra	Open	Unattached.SRC Unattached.SNK	HiZ	OFF	HiZ	HiZ	00h
Powered	Rd	Ra		HiZ	CC2	0	HiZ	2Fh
cable with sink attached or VCONN powered accessory attached	Ra	Rd	Attached. SRC	0	CC1	0	HiZ	2Fh
Debug accessory mode attached sink role	Rd	Rd	UnorientedDebug Accessory.SRC	HiZ	OFF	0	Hiz	6Dh
Debug	Rd	≤Ra	Oriented	HiZ	OFF	0	HiZ	6Dh
accessory mode attached sink role	≤Ra	Rd	Debug Accessory.SRC	0	OFF	0	HiZ	6Dh
Audio adapter accessory mode attached	Ra	Ra	Audio Accessory	HiZ	OFF	HiZ	HiZ	81h
Source	Rp	Open or Ra	Attached.	HiZ	OFF	HiZ	0	41h
attached	Open or Ra	Rp	SNK	0	OFF	HiZ	0	41h
Debug accessory	Rp def/ 1.5 A/3 A	Rp def/ 1.5 A/3 A	Debug	HiZ	OFF	HiZ	0	61h
mode attached	Rp 3 A	Rp 1.5 A	Accessory.SNK	HiZ	OFF	HiZ	0	61h
source role	Rp 1.5 A	Rp 3 A	(default USB)	0	OFF	HiZ	0	61h

DS11503 - Rev 3 page 48/66



Connect. state	CC1 pin	CC2 pin	Type-C device state CC_ OPERAT_ STATUS register @11h	A_B_SIDE pin	VCONN supply	VBUS_EN_SRC pin	VBUS_EN_SNK pin	CC_CONNECTION_ STATUS register @0Eh
Debug	Rp 1.5 A	Rp def.	Debug	HiZ	OFF	HiZ	0	61h
accessory mode attached source role	Rp def	Rp 1.5 A	Accessory.SNK (1.5 A)	0	OFF	HiZ	0	61h
Debug	Rp 3 A	Rp def.	Debug	HiZ	OFF	HiZ	0	61h
mode attached source role	Rp def.	Rp 3 A	Accessory.SNK (3.0 A)	0	OFF	HiZ	0	61h

The value of CC1 and CC2 pins is defined from a termination perspective and corresponds to the termination presented by the connected device.

The CC_CONNECTION_STATUS register can report other values than the one presented inside this table. This reflects the state transitions in Type-C FSM that can be ignored from the application stand point.

DS11503 - Rev 3 page 49/66



8 Electrical characteristics

8.1 Absolute maximum ratings

All voltages are referenced to GND.

Table 47. Absolute maximum ratings

Symbol	Value	Unit	
V_{DD}	Supply voltage on VDD pin	28	
V _{SYS}	Supply voltage on VSYS pin	6	
V _{CC1} , V _{CC2}	High walkans on CC nine	20	
V _{CC1DB} , V _{CC2DB}	High voltage on CC pins	22	
V _{VBUS_EN_SRC}			
V _{VBUS_EN_SNK}	28		
V _{VBUS_SENSE}			
V _{SCL} , V _{SDA}			V
V _{ALERT#}			V
V _{RESET}			
V _{ATTACH}	Operating voltage on I/O pins	-0.3 to 6	
V _{A_B_SIDE}	Operating voltage on I/O pins	-0.3 10 6	
V _{BUS_VALID}			
V _{DEBUG1}			
V _{DEBUG2}			
V _{CONN}	V _{CONN} voltage	6	
T _{STG}	Storage temperature	-55 to 150	°C
T _J	Maximum junction temperature	145	°C
F0D	НВМ	4	147
ESD	CDM	1.5	kV

DS11503 - Rev 3 page 50/66



8.2 Operating conditions

Table 48. Operating conditions

Symbol	Parameter	Value	Unit
V _{DD}	Supply voltage on VDD pin	4.1 to 22	
V _{SYS}	Supply voltage on VSYS pin	3.0 to 5.5	
V _{CC1} , V _{CC2}	CC pins	0 to 5.5	
V _{CC1DB} , V _{CC2DB}	CC pins	0 to 5.5	
V _{VBUS_EN_SRC}			
V _{VBUS_EN_SNK}	High voltage pins	0 to 22	
V _{VBUS_SENSE}			
V_{SCL}, V_{SDA}			V
V _{ALERT#}			
V _{RESET}			
V _{ATTACH}	Operating voltage on I/O pins	0 to 4.5	
V _{A_B_SIDE}	operating voltage on the pine	0 10 4.0	
V _{VBUS_VALID}			
V _{DEBUG1}			
V _{DEBUG2}			
V _{CONN}	V _{CONN} voltage	2.7 to 5.5	
I _{CONN}	V _{CONN} rated current (default = 0.35 A)	0.1 to 0.6	Α
T _A	Operating temperature	-40 to 105	°C

DS11503 - Rev 3 page 51/66



8.3 Electrical and timing characteristics

Unless otherwise specified: V_{DD} = 5 V, T_A = 25 °C, all voltages are referred to GND.

Table 49. Electrical characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		Device idle as a SOURCE (not connected, no communication)		158		
	0	V _{SYS} @ 3.3 V				
I DD(SRC)	Current consumption	Device idle as a SOURCE (not connected, no communication)		188		
		V _{DD} @ 5.0 V				
		Device idle as a SINK (not connected, no communication)		113		μΑ
1	Current concumption	V _{SYS} @ 3.3 V				μπ
I _{DD} (SNK)	Current consumption	Device idle as a SINK (not connected, no communication)		140		
		V _{DD} @ 5.0 V				
	Standby current consumption	Device standby (not connected, low power)		33		
I _{STDBY}		V _{SYS} @ 3.3 V				
01001		Device standby (not connected, low power)		53		
		V _{DD} @ 5.0 V				
CC1 and CC2 pins					1	ı
I _{P-USB}		CC pin voltage V _{CC} = 0	-20%	80	+20%	
I _{P-1.5}	CC current sources	to 2.6 V,	-8%	180	+8%	μA
I _{P-3.0}		40 °C < T _A < +105 °C	-8%	330	+8%	
V _{CCO}	CC open pin voltage	CC unconnected, V _{DD} = 3.0 to 5.5 V	2.75			V
R_{d}	CC pull-down resistors	-40 °C < T _A < +105 °C	-10%	5.1	+10%	kΩ
V _{CCDB-1.5}	_	External $I_P = 180 \mu A$ applied into CC			1.2	
V _{CCDB-3.0}	CC pin voltage in dead battery condition	External I_P = 330 μ A applied into CC			2.0	V
		V _{DD} = 0 V, dead-battery function enabled				
R _{INCC}	CC input impedance	Pull-up and pull-down resistors off	200			kΩ

DS11503 - Rev 3 page 52/66



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		Max. R_a detection by source at $I_P = I_{P-USB}$,				
V _{TH0.2} Dete	Detection threshold 1	min. I_{P_USB} detection by sink on R_d ,	0.15	0.20	0.25	V
		min. CC voltage for connected sink				
V _{TH0.4}	Detection threshold 2	Max. R_a detection by source at $I_P = I_{P-1.5}$	0.35	0.40	0.45	V
/ _{TH0.66}	Detection threshold 3	Min. I _{P_1.5} detection by sink on R _d	0.61	0.66	0.70	V
/ _{TH0.8}	Detection threshold 4	Max. R_a detection by source at $I_P = I_{P-3.0}$	0.75	0.80	0.85	V
/ _{TH1.23}	Detection threshold 5	Min. I _{P_3.0} detection by sink on R _d	1.16	1.23	1.31	V
/ _{TH1.6}	Detection threshold 6	Max. R_d detection by source at $I_P = I_{P-USB}$ and $I_P = I_{P-1.5}$	1.50	1.60	1.65	V
/ _{TH2.6}	Detection threshold 7	Max. R _d detection by source at I _{P-3.0} , max. CC voltage for	2.45	2.60	2.75	V
(00)		connected sink				
/CONN pin and po	wer switches					
RVCONN	V _{CONN} path resistance	I _{VCONN} = 0.2 A -40 °C < T _A < +105 °C	0.25	0.5	0.975	Ω
		Programmable current limit threshold (from 100 mA to 600 mA by step of	85	100	125	mA
OCP	Overcurrent protection		300	350	400	
		50 mA)	550	600	650	
/ _{OVP}	Overvoltage protection on CC output pins		5.9	6	6.1	V
	Undervoltage protection	Low UVLO threshold	2.6	2.65	2.7	
/ _{UVP}	on VCONN input pin	High UVLO threshold (default)	4.6	4.65	4.8	V
/DD pin monitoring	(source power role)					
/ _{DDOVLO}	Overvoltage lockout	OVLO threshold detection enabled, VDD pin supplied	5.8	6.0	6.2	,,
/ _{DDUVLO}	Undervoltage lockout	UVLO threshold detection enabled, VDD pin supplied	3.8	3.9	4.0	V
/BUS_SENSE pin	monitoring and driving	-				
/ _{THUSB}	V _{BUS} presence threshold	V _{SYS} = 3.0 to 5.5 V	3.8	3.9	4.0	
		V _{SYS} = 3.0 to 5.5 V	0.5	0.6	0.7	
<i>I</i>	V _{BUS} safe 0 V threshold	The threshold is	0.8	0.9	1.0	V
√ _{TH0V}	(vSafe0V)	programmable from 0.6 V to 1.8 V.	1.1	1.2	1.3	
		Default V _{THOV} = 0.6 V	1.7	1.8	1.9	

DS11503 - Rev 3 page 53/66



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
R _{DISUSB}	V _{BUS} discharge resistor		600	700	800	Ω
T _{DISUSB}	V _{BUS} discharge time to 0 V	The coefficient TDISPARAM is programmable by NVM default TDISPARAM = 6, TDISUSB = 504 ms	70* T _{DISPARAM}	84* T _{DISPARAM}	100* T _{DISPARAM}	ms
Vмоnusвн	V _{BUS} monitoring high threshold voltage	Coefficient V _{SHUSBH} programmable by NVM from 1% to 15% of V _{BUS} by step of 1%, default V _{MONUSBH} source/sink = V _{BUS} +10%		V _{BUS} +5% +V _{SHUSBH}		V
V _{MONUSBL}	V _{BUS} monitoring low threshold voltage	Coefficient V _{SHUSBL} programmable by NVM from 1% to 15% of V _{BUS} by step of 1%, default V _{MONUSBL} Source = V _{BUS} -10% V _{MONUSBL} Sink = V _{BUS} -20%		V _{BUS} -5%- V _{SHUSBL}		V
Digital input/output	(SCL, SDA, ALERT#, RESE	T, ATTACH, A_B_SIDE, VE	BUS_VALID, I	DEBUG1, DE	BUG2)	
V _{IH}	High level input voltage		1.2			V
V _{IL}	Low level input voltage				0.35	V
V _{OL}	Low level output voltage	loh = 3 mA			0.4	V
20 V open-drain out	tputs (VBUS_EN_SRC, VBL	JS_EN_SNK)				
V _{OL}	Low level output voltage	loh = 3 mA			0.4	V

DS11503 - Rev 3 page 54/66




9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

9.1 QFN-24 EP - pitch 0.50 mm - (4 x 4 mm) package information

Figure 10. QFN-24 EP 4x4 mm package outline




DS11503 - Rev 3 page 55/66



Table 50. QFN24-EP 4x4 mm package mechanical data

Symbol		mm			Inches	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
А	0.80	0.90	1.00	0.031	0.035	0.039
A1	0.00	0.02	0.05	0.000	0.001	0.002
b	0.18	0.25	0.30	0.007	0.010	0.012
D	3.95	4.00	4.05	0.156	0.157	0.159
D2	2.55	2.70	2.80	0.100	0.106	0.110
E	3.95	4.00	4.05	0.156	0.157	0.159
E2	2.55	2.70	2.80	0.100	0.106	0.110
е	0.45	0.50	0.55	0.018	0.020	0.022
K	0.15	-	-	0.006	-	-
L	0.30	0.40	0.50	0.0012	0.0016	0.020

Figure 11. QFN24 EP 4x4 mm recommended footprint



9.2 Thermal information

Table 51. Thermal information

Symbol	Parameter	Value	Unit
$R_{\theta JA}$	Junction-to-ambient thermal resistance	37	°C/W
$R_{ heta JC}$	Junction-to-case thermal resistance	5	°C/W

DS11503 - Rev 3 page 56/66



10 Terms and abbreviations

Table 52. List of terms and abbreviations

Term	Description
Accessory	Audio adapter accessory mode. It is defined by the presence of Ra/Ra on CC1/CC2 pins.
Accessory modes	Debug accessory mode. It is defined by the presence of Rd/Rd on CC1/CC2 pins in source power role or Rp/Rp on CC1/CC2 pins in sink power role
DFP	Downstream facing port, specifically associated with the flow of data in a USB connection. Typically the ports on a host or the ports on a hub to which devices are connected. In its initial state, the DFP sources V_{BUS} and V_{CONN} , and supports data
DRP	Dual-role port. A port that can operate as either a source or a sink. The port role may be changed dynamically
Sink	Port asserting Rd on CC pins and consuming power from V _{BUS} ; most commonly a device
Source	Port asserting Rp on CC pins and providing power over V _{BUS} ; most commonly a host or hub DFP
UFP	Upstream facing port, specifically associated with the flow of data in a USB connection. The port on a device or a hub that connects to a host or the DFP of a hub. In its initial state, the UFP sinks V _{BUS} and supports data

DS11503 - Rev 3 page 57/66



11 Ordering information

Table 53. Ordering information

Order code	USB Type-C	R _p default	Package	Marking
STUSB1600AQTR	Rev1.2+ECN	1.5 A	QFN24 EP 4x4 mm	1600A

DS11503 - Rev 3 page 58/66



Revision history

Table 54. Document revision history

Date	Revision	Changes
30-Nov-2016	1	Initial release.
05-Sep-2017	2	Updated: title, features, description and Table 1 in cover page. Updated Table 17, Table 20, Table 27, Table 31, Table 32, Table 35, Table 37, Table 38, Table 41, Table 44, Table 48 and Table 49.
		Updated Section 3.2.3, Section 5.1.4, Section 5.1.6, Section 5.1.12, Section 5.1.13, Section 5.1.19.
22-Jun-2018	3	Updated: title, features, description and Table 1 in cover page. Updated Table 26. CC_CAPABILITY_CTRL register, Table 31. VBUS_DISCHARGE_TIME_CTRL register, Table 36. STUSB1600 user-defined parameters and default settings, Table 37. Default setting for a source type application, Table 40. Default setting for a sink type application, Table 43. Default setting for a dual role type application and Table 49. Electrical characteristics.
		Minor text changes.

DS11503 - Rev 3 page 59/66



Contents

1	Fund	ctional c	lescription	. 2
	1.1	Block o	verview	. 2
2	Inpu	ts / outp	outs	. 3
	2.1	Pinout		. 3
	2.2	Pin list		. 4
	2.3	Pin des	scription	. 5
		2.3.1	CC1 / CC2	. 5
		2.3.2	CC1DB / CC2DB	. 5
		2.3.3	VCONN	. 5
		2.3.4	RESET	. 5
		2.3.5	I ² C interface pins	. 6
		2.3.6	GND	. 6
		2.3.7	VBUS_VALID	. 6
		2.3.8	ATTACH	. 6
		2.3.9	DEBUG pins	. 6
		2.3.10	A_B_SIDE	. 6
		2.3.11	VBUS_SENSE	. 6
		2.3.12	VBUS_EN_SNK	. 6
		2.3.13	VBUS_EN_SRC	. 7
		2.3.14	VREG_1V2	. 7
		2.3.15	VSYS	. 7
		2.3.16	VREG_2V7	. 7
		2.3.17	VDD	. 7
3	Feat	ures de	scription	. 8
	3.1	CC inte	erface	. 8
	3.2	VBUS	power path control	. 8
		3.2.1	VBUS monitoring	. 8
		3.2.2	VBUS discharge	. 9
		3.2.3	VBUS power path assertion	. 9
	3.3	VCON	N supply	11



3.3.2 VCONN application conditions			3.3.1	VCONN input voltage	11
3.3.4 VCONN discharge 3.3.5 VCONN control and status 3.3.6 VCONN power switches 3.4 Low power standby mode 3.5 Dead-battery mode 3.6 High voltage protection 3.7 Hardware fault management 3.8 Accessory mode detection 3.8.1 Audio accessory mode detection 3.8.2 Debug accessory mode detection 4.1 Read and write operations 4.2 Timing specifications 5 Register map 5.1 Register description 5.1.1 ALERT_STATUS 5.1.2 ALERT_STATUS_MASK_CTRL 5.1.3 CC_CONNECTION_STATUS_TRANS 5.1.4 CC_CONNECTION_STATUS_TRANS 5.1.5 MONITORING_STATUS_TRANS 5.1.6 MONITORING_STATUS_TRANS 5.1.7 CC_OPERATION_STATUS 5.1.8 HW_FAULT_STATUS 5.1.9 HW_FAULT_STATUS 5.1.10 CC_CAPABILITY_CTRL 5.1.11 CC_VCONN_SWITCH_CTRL 5.1.12 VCONN_MONITORING_CATRL 5.1.12 VCONN_MONITORING_CATRL 5.1.13 VBUS_MONITORING_CATRL 5.1.11 CC_VCONN_CATRL 5.1.12 VCONN_CATRL 5.1.12 VCONN_CATRL 5.1.13 VBUS_MONITORING_CATRL 5.1.13 VBUS_MONITORING_CATRL 5.1.14 CC_VCONN_CATRL 5.1.15 CC_VCONN_CATRL 5.1.16 CC_VCONN_CATRL 5.1.17 CC_VCONN_CATRL 5.1.17 CC_VCONN_CATRL 5.1.18 CC_VCONN_CATRL 5.1.19 CC_VCONN_CATRL 5.1.19 CC_VCONN_CATRL 5.1.10 CC_VCONN_CATRL 5.1.11 CC_VCONN_CATRL 5.1.11 CC_VCONN_CATRL 5.1.12 VCONN_CATRL 5.1.11 CC_VCONN_CATRL 5.1.12 VCONN_CATRL 5.1.12 VCONN_CA			3.3.2	VCONN application conditions	11
3.3.5 VCONN control and status 3.3.6 VCONN power switches 3.4 Low power standby mode 3.5 Dead-battery mode 3.6 High voltage protection 3.7 Hardware fault management 3.8 Accessory mode detection 3.8.1 Audio accessory mode detection 3.8.2 Debug accessory mode detection 4.1 Read and write operations 4.2 Timing specifications 4.2 Timing specifications 5 Register map 5.1 Register description 5.1.1 ALERT_STATUS 5.1.2 ALERT_STATUS_MASK_CTRL 5.1.3 CC_CONNECTION_STATUS_TRANS 5.1.4 CC_CONNECTION_STATUS_TRANS 5.1.5 MONITORING_STATUS_TRANS 5.1.6 MONITORING_STATUS 5.1.7 CC_OPERATION_STATUS 5.1.8 HW_FAULT_STATUS_TRANS 5.1.9 HW_FAULT_STATUS_TRANS 5.1.9 HW_FAULT_STATUS_TRANS 5.1.10 CC_CAPABILITY_CTRL 5.1.11 CC_VCONN_SWITCH_CTRL 5.1.11 CC_VCONN_SWITCH_CTRL 5.1.12 VCONN_MONITORING_CTRL 5.1.13 VBUS_MONITORING_CTRL 3.5.1.13 VBUS_MONITORING_CTRL 3.5.1.11 CC_VCON_CONITORING_CTRL 3.5.1.12 VCONN_MONITORING_CTRL 3.5.1.13 VBUS_MONITORING_CTRL 3.5.1.10 CC_CONIT_CTRL 3.5.1.11 VBUS_MONITORING_CTRL 3.5.1.11 CC_VCONIT_CTRL 3.5.1.12 VCONIT_CTRL 3.5.1.12 VCONIT_CTRL 3.5.1.13 VBUS_MONITORING_CTRL 3.5.1.14 VBUS_MONITORING_CTRL 3.5.1.15 VBUS_MONITORING_CTRL 3.5.1.16 VBUS_MONITORING_CTRL 3.5.1.17 VBUS_MONITORING_CTRL 3.5.1.			3.3.3	VCONN monitoring	12
3.3.6 VCONN power switches 3.4 Low power standby mode 3.5 Dead-battery mode 3.6 High voltage protection. 3.7 Hardware fault management 3.8 Accessory mode detection 3.8.1 Audio accessory mode detection 3.8.2 Debug accessory mode detection 4.1 Read and write operations 4.2 Timing specifications. 5 Register map 5.1 Register description 2.5.1.1 ALERT_STATUS. 5.1.2 ALERT_STATUS_MASK_CTRL 5.1.3 CC_CONNECTION_STATUS_TRANS 5.1.4 CC_CONNECTION_STATUS_TRANS 5.1.5 MONITORING_STATUS_TRANS 5.1.6 MONITORING_STATUS_TRANS 5.1.7 CC_OPERATION_STATUS. 5.1.8 HW_FAULT_STATUS. 5.1.9 HW_FAULT_STATUS. 5.1.9 HW_FAULT_STATUS. 5.1.10 CC_CAPABILITY_CTRL 5.1.11 CC_VCON_SWITCH_CTRL 5.1.12 VCON_MONITORING_CTRL 3.11 CC_VCON_MONITORING_CTRL 5.1.11 CC_VCON_SWITCH_CTRL 5.1.12 VCON_MONITORING_CTRL 5.1.13 VBUS_MONITORING_CTRL 3.1.13 VBUS_MONITORING_CTRL 3.1.11 VCON_MONITORING_CTRL 3.1.12 VCON_MONITORING_CTRL 3.1.13 VBUS_MONITORING_CTRL 3.1.11 VGUS_MONITORING_CTRL 3.1.11 VBUS_MONITORING_CTRL 3.1.11 VBUS_MONITORING_CTRL 3.1.11 VBUS_MONITORING_CTRL 3.1.11 VBUS_MONITORING_CTRL 3.1.11 VBUS_MONITORING_CTRL 3.1.12 VCON_MONITORING_CTRL 3.1.13 VBUS_MONITORING_CTRL 3.1.11 VBUS_MONITORING_CTRL 3.1.12 VCON_MONITORING_CTRL 3.1.12 VCON_MONITORING_CTRL			3.3.4	VCONN discharge	12
3.4 Low power standby mode 14 3.5 Dead-battery mode 14 3.6 High voltage protection 14 3.7 Hardware fault management 14 3.8 Accessory mode detection 11 3.8.1 Audio accessory mode detection 11 3.8.2 Debug accessory mode detection 11 4 PC Interface 17 4.1 Read and write operations 17 4.2 Timing specifications 18 5 Register map 20 5.1 Register description 2 5.1.1 ALERT_STATUS 2 5.1.2 ALERT_STATUS_MASK_CTRL 2 5.1.3 CC_CONNECTION_STATUS_TRANS 2 5.1.4 CC_CONNECTION_STATUS_TRANS 2 5.1.5 MONITORING_STATUS_TRANS 2 5.1.6 MONITORING_STATUS_TRANS 2 5.1.8 HW_FAULT_STATUS_TRANS 2 5.1.9 HW_FAULT_STATUS_TRANS 2 5.1.9 HW_FAULT_STATUS_TRANS 2 5.1.10 CC_COAPABILITY_CT			3.3.5	VCONN control and status	12
3.5 Dead-battery mode 1.4 3.6 High voltage protection 1.4 3.7 Hardware fault management 1.4 3.8 Accessory mode detection 1.1 3.8.1 Audio accessory mode detection 1.3 3.8.2 Debug accessory mode detection 1.1 4 IPC Interface 1.7 4.1 Read and write operations 1.1 4.2 Timing specifications 1.1 5 Register map 20 5.1 Register description 2.2 5.1.1 ALERT_STATUS 2.2 5.1.2 ALERT_STATUS_MASK_CTRL 2.2 5.1.3 CC_CONNECTION_STATUS_TRANS 2.2 5.1.4 CC_CONNECTION_STATUS_TRANS 2.2 5.1.5 MONITORING_STATUS 2.2 5.1.6 MONITORING_STATUS 2.2 5.1.7 CC_OPERATION_STATUS 2.2 5.1.8 HW_FAULT_STATUS 2.2 5.1.9 HW_FAULT_STATUS 2.2 5.1.10 CC_CAPABILITY_CTRL 2.2 5.1.11 CC_VCONN_SWIT			3.3.6	VCONN power switches	12
3.6 High voltage protection. 1.4 3.7 Hardware fault management. 1.4 3.8 Accessory mode detection. 1.1 3.8.1 Audio accessory mode detection. 1.1 3.8.2 Debug accessory mode detection. 1.1 4.1 Read and write operations. 1.1 4.2 Timing specifications. 1.1 4.2 Timing specifications. 1.1 5.1 Register map. 20 5.1 Register description 2.2 5.1.1 ALERT_STATUS. 2.2 5.1.2 ALERT_STATUS_MASK_CTRL 2.2 5.1.3 CC_CONNECTION_STATUS_TRANS 2.2 5.1.4 CC_CONNECTION_STATUS_TRANS 2.2 5.1.5 MONITORING_STATUS_TRANS 2.2 5.1.6 MONITORING_STATUS_TRANS 2.2 5.1.7 CC_OPERATION_STATUS 2.2 5.1.8 HW_FAULT_STATUS_TRANS 2.2 5.1.9 HW_FAULT_STATUS_TRANS 2.2 5.1.10 CC_CAPABILITY_CTRL 2.2 5.1.11 CC_VCONN_SWITCH_CTRL 3.2		3.4	Low po	ower standby mode	14
3.7 Hardware fault management 1.4 3.8 Accessory mode detection 1.5 3.8.1 Audio accessory mode detection 1.5 3.8.2 Debug accessory mode detection 1.1 4 IPC Interface 1.7 4.1 Read and write operations 1.7 4.2 Timing specifications 1.1 4.2 Timing specifications 1.1 5 Register map 20 5.1 Register description 2.2 5.1.1 ALERT_STATUS 2 5.1.2 ALERT_STATUS_MASK_CTRL 2 5.1.3 CC_CONNECTION_STATUS_TRANS 2.2 5.1.4 CC_CONNECTION_STATUS_TRANS 2.2 5.1.5 MONITORING_STATUS_TRANS 2.2 5.1.6 MONITORING_STATUS_TRANS 2.2 5.1.7 CC_OPERATION_STATUS 2.2 5.1.8 HW_FAULT_STATUS_TRANS 2.2 5.1.9 HW_FAULT_STATUS_TRANS 2.2 5.1.10 CC_CCAPABILITY_CTRL 2.2 5.1.11 CC_VCONN_SWITCH_CTRL 3.3 5.1.12 <td></td> <td>3.5</td> <td>Dead-b</td> <td>pattery mode</td> <td> 14</td>		3.5	Dead-b	pattery mode	14
3.8 Accessory mode detection. 11 3.8.1 Audio accessory mode detection. 18 3.8.2 Debug accessory mode detection. 11 4 I²C Interface. 17 4.1 Read and write operations. 17 4.2 Timing specifications. 18 5 Register map. 20 5.1 Register description. 2 5.1.1 ALERT_STATUS. 2 5.1.2 ALERT_STATUS_MASK_CTRL 2 5.1.3 CC_CONNECTION_STATUS_TRANS 2 5.1.4 CC_CONNECTION_STATUS 2 5.1.5 MONITORING_STATUS_TRANS 2 5.1.6 MONITORING_STATUS. 2 5.1.7 CC_OPERATION_STATUS. 2 5.1.8 HW_FAULT_STATUS_TRANS 2 5.1.9 HW_FAULT_STATUS_TRANS 2 5.1.10 CC_CAPABILITY_CTRL 2 5.1.11 CC_VCONN_SWITCH_CTRL 3 5.1.12 VCONN_MONITORING_CTRL 3 5.1.13 VBUS_MONITORING_RANGE_CTRL 3		3.6	High vo	oltage protection	14
3.8.1 Audio accessory mode detection		3.7	Hardwa	are fault management	14
3.8.2 Debug accessory mode detection 13 4 IPC Interface 17 4.1 Read and write operations 17 4.2 Timing specifications 18 5 Register map 20 5.1 Register description 2 5.1.1 ALERT_STATUS 2 5.1.2 ALERT_STATUS_MASK_CTRL 2 5.1.3 CC_CONNECTION_STATUS_TRANS 2 5.1.4 CC_CONNECTION_STATUS 2 5.1.5 MONITORING_STATUS_TRANS 2 5.1.6 MONITORING_STATUS 2 5.1.7 CC_OPERATION_STATUS 2 5.1.8 HW_FAULT_STATUS_TRANS 2 5.1.9 HW_FAULT_STATUS_TRANS 2 5.1.10 CC_CAPABILITY_CTRL 2 5.1.11 CC_VCONN_SWITCH_CTRL 3 5.1.12 VCONN_MONITORING_CTRL 3 5.1.13 VBUS_MONITORING_RANGE_CTRL 3		3.8	Access	sory mode detection	15
44 IPC Interface 17 4.1 Read and write operations 11 4.2 Timing specifications 18 5 Register map 20 5.1 Register description 21 5.1.1 ALERT_STATUS 22 5.1.2 ALERT_STATUS_MASK_CTRL 22 5.1.3 CC_CONNECTION_STATUS_TRANS 22 5.1.4 CC_CONNECTION_STATUS 22 5.1.5 MONITORING_STATUS_TRANS 22 5.1.6 MONITORING_STATUS 22 5.1.7 CC_OPERATION_STATUS 22 5.1.8 HW_FAULT_STATUS_TRANS 22 5.1.9 HW_FAULT_STATUS 23 5.1.10 CC_CAPABILITY_CTRL 29 5.1.11 CC_VCONN_SWITCH_CTRL 30 5.1.12 VCONN_MONITORING_CTRL 30 5.1.13 VBUS_MONITORING_RANGE_CTRL 31			3.8.1	Audio accessory mode detection	15
4.1 Read and write operations 17 4.2 Timing specifications 18 5 Register map 20 5.1 Register description 2 5.1.1 ALERT_STATUS 2 5.1.2 ALERT_STATUS_MASK_CTRL 2 5.1.3 CC_CONNECTION_STATUS_TRANS 2 5.1.4 CC_CONNECTION_STATUS_TRANS 2 5.1.5 MONITORING_STATUS_TRANS 2 5.1.6 MONITORING_STATUS 2 5.1.7 CC_OPERATION_STATUS 2 5.1.8 HW_FAULT_STATUS_TRANS 2 5.1.9 HW_FAULT_STATUS_TRANS 2 5.1.10 CC_CAPABILITY_CTRL 2 5.1.11 CC_VCONN_SWITCH_CTRL 3 5.1.12 VCONN_MONITORING_CTRL 3 5.1.13 VBUS_MONITORING_RANGE_CTRL 3			3.8.2	Debug accessory mode detection	15
4.2 Timing specifications. 18 Register map. 20 5.1 Register description 2 5.1.1 ALERT_STATUS. 2 5.1.2 ALERT_STATUS_MASK_CTRL 2 5.1.3 CC_CONNECTION_STATUS_TRANS 22 5.1.4 CC_CONNECTION_STATUS 23 5.1.5 MONITORING_STATUS 24 5.1.6 MONITORING_STATUS 24 5.1.7 CC_OPERATION_STATUS 24 5.1.8 HW_FAULT_STATUS_TRANS 2 5.1.9 HW_FAULT_STATUS 24 5.1.10 CC_CAPABILITY_CTRL 25 5.1.11 CC_VCONN_SWITCH_CTRL 36 5.1.12 VCONN_MONITORING_CTRL 36 5.1.13 VBUS_MONITORING_RANGE_CTRL 33	4	I ² C Ir	nterface	·	17
5 Register map 20 5.1 Register description 2 5.1.1 ALERT_STATUS 2 5.1.2 ALERT_STATUS_MASK_CTRL 2 5.1.3 CC_CONNECTION_STATUS_TRANS 22 5.1.4 CC_CONNECTION_STATUS 23 5.1.5 MONITORING_STATUS_TRANS 2 5.1.6 MONITORING_STATUS 2 5.1.7 CC_OPERATION_STATUS 2 5.1.8 HW_FAULT_STATUS_TRANS 2 5.1.9 HW_FAULT_STATUS 2 5.1.10 CC_CAPABILITY_CTRL 2 5.1.11 CC_VCONN_SWITCH_CTRL 30 5.1.12 VCONN_MONITORING_CTRL 30 5.1.13 VBUS_MONITORING_RANGE_CTRL 33		4.1	Read a	and write operations	17
5.1 Register description 2. 5.1.1 ALERT_STATUS 2. 5.1.2 ALERT_STATUS_MASK_CTRL 2. 5.1.3 CC_CONNECTION_STATUS_TRANS 2. 5.1.4 CC_CONNECTION_STATUS 2. 5.1.5 MONITORING_STATUS_TRANS 2. 5.1.6 MONITORING_STATUS 2. 5.1.7 CC_OPERATION_STATUS 2. 5.1.8 HW_FAULT_STATUS_TRANS 2. 5.1.9 HW_FAULT_STATUS 2. 5.1.10 CC_CAPABILITY_CTRL 2. 5.1.11 CC_VCONN_SWITCH_CTRL 3. 5.1.12 VCONN_MONITORING_CTRL 3. 5.1.13 VBUS_MONITORING_RANGE_CTRL 3.		4.2	Timing	specifications	18
5.1.1 ALERT_STATUS 2 5.1.2 ALERT_STATUS_MASK_CTRL 2 5.1.3 CC_CONNECTION_STATUS_TRANS 2: 5.1.4 CC_CONNECTION_STATUS 2: 5.1.5 MONITORING_STATUS_TRANS 2: 5.1.6 MONITORING_STATUS 2: 5.1.7 CC_OPERATION_STATUS 2: 5.1.8 HW_FAULT_STATUS_TRANS 2: 5.1.9 HW_FAULT_STATUS 2: 5.1.10 CC_CAPABILITY_CTRL 2: 5.1.11 CC_VCONN_SWITCH_CTRL 3: 5.1.12 VCONN_MONITORING_CTRL 3: 5.1.13 VBUS_MONITORING_RANGE_CTRL 3:					
5.1.1 ALERT_STATUS 2 5.1.2 ALERT_STATUS_MASK_CTRL 2 5.1.3 CC_CONNECTION_STATUS_TRANS 2 5.1.4 CC_CONNECTION_STATUS 2 5.1.5 MONITORING_STATUS_TRANS 2 5.1.6 MONITORING_STATUS 2 5.1.7 CC_OPERATION_STATUS 2 5.1.8 HW_FAULT_STATUS_TRANS 2 5.1.9 HW_FAULT_STATUS 2 5.1.10 CC_CAPABILITY_CTRL 2 5.1.11 CC_VCONN_SWITCH_CTRL 3 5.1.12 VCONN_MONITORING_CTRL 3 5.1.13 VBUS_MONITORING_RANGE_CTRL 3	5	Regi	ster ma	p	20
5.1.3 CC_CONNECTION_STATUS_TRANS 22 5.1.4 CC_CONNECTION_STATUS 23 5.1.5 MONITORING_STATUS_TRANS 24 5.1.6 MONITORING_STATUS 24 5.1.7 CC_OPERATION_STATUS 26 5.1.8 HW_FAULT_STATUS_TRANS 27 5.1.9 HW_FAULT_STATUS 29 5.1.10 CC_CAPABILITY_CTRL 29 5.1.11 CC_VCONN_SWITCH_CTRL 30 5.1.12 VCONN_MONITORING_CTRL 30 5.1.13 VBUS_MONITORING_RANGE_CTRL 32	5			•	
5.1.4 CC_CONNECTION_STATUS 22 5.1.5 MONITORING_STATUS_TRANS 24 5.1.6 MONITORING_STATUS 24 5.1.7 CC_OPERATION_STATUS 26 5.1.8 HW_FAULT_STATUS_TRANS 27 5.1.9 HW_FAULT_STATUS 29 5.1.10 CC_CAPABILITY_CTRL 29 5.1.11 CC_VCONN_SWITCH_CTRL 36 5.1.12 VCONN_MONITORING_CTRL 36 5.1.13 VBUS_MONITORING_RANGE_CTRL 36	5		Registe	er description	21
5.1.5 MONITORING_STATUS_TRANS 24 5.1.6 MONITORING_STATUS 24 5.1.7 CC_OPERATION_STATUS 26 5.1.8 HW_FAULT_STATUS_TRANS 27 5.1.9 HW_FAULT_STATUS 29 5.1.10 CC_CAPABILITY_CTRL 29 5.1.11 CC_VCONN_SWITCH_CTRL 36 5.1.12 VCONN_MONITORING_CTRL 36 5.1.13 VBUS_MONITORING_RANGE_CTRL 36	5		Registe	er description	21
5.1.6 MONITORING_STATUS 24 5.1.7 CC_OPERATION_STATUS 26 5.1.8 HW_FAULT_STATUS_TRANS 27 5.1.9 HW_FAULT_STATUS 29 5.1.10 CC_CAPABILITY_CTRL 29 5.1.11 CC_VCONN_SWITCH_CTRL 36 5.1.12 VCONN_MONITORING_CTRL 36 5.1.13 VBUS_MONITORING_RANGE_CTRL 37	5		Registe 5.1.1 5.1.2	ALERT_STATUS_MASK_CTRL	21
5.1.7 CC_OPERATION_STATUS. 20 5.1.8 HW_FAULT_STATUS_TRANS. 21 5.1.9 HW_FAULT_STATUS. 29 5.1.10 CC_CAPABILITY_CTRL. 29 5.1.11 CC_VCONN_SWITCH_CTRL. 30 5.1.12 VCONN_MONITORING_CTRL. 30 5.1.13 VBUS_MONITORING_RANGE_CTRL 32	5		Registe 5.1.1 5.1.2 5.1.3	ALERT_STATUS. ALERT_STATUS_MASK_CTRL CC_CONNECTION_STATUS_TRANS	21
5.1.8 HW_FAULT_STATUS_TRANS 2 5.1.9 HW_FAULT_STATUS 29 5.1.10 CC_CAPABILITY_CTRL 29 5.1.11 CC_VCONN_SWITCH_CTRL 30 5.1.12 VCONN_MONITORING_CTRL 30 5.1.13 VBUS_MONITORING_RANGE_CTRL 32	5		Registe 5.1.1 5.1.2 5.1.3 5.1.4	CC_CONNECTION_STATUS.	21
5.1.9 HW_FAULT_STATUS 29 5.1.10 CC_CAPABILITY_CTRL 29 5.1.11 CC_VCONN_SWITCH_CTRL 30 5.1.12 VCONN_MONITORING_CTRL 30 5.1.13 VBUS_MONITORING_RANGE_CTRL 32	5		Registe 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5	The description ALERT_STATUS. ALERT_STATUS_MASK_CTRL CC_CONNECTION_STATUS_TRANS CC_CONNECTION_STATUS. MONITORING_STATUS_TRANS	21
5.1.10 CC_CAPABILITY_CTRL 29 5.1.11 CC_VCONN_SWITCH_CTRL 30 5.1.12 VCONN_MONITORING_CTRL 30 5.1.13 VBUS_MONITORING_RANGE_CTRL 32	5		Registe 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6	The description and the description altert_status. ALERT_STATUS_MASK_CTRL CC_CONNECTION_STATUS_TRANS CC_CONNECTION_STATUS MONITORING_STATUS_TRANS MONITORING_STATUS.	2121222324
5.1.11 CC_VCONN_SWITCH_CTRL	5		Registe 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7	er description ALERT_STATUS. ALERT_STATUS_MASK_CTRL CC_CONNECTION_STATUS_TRANS CC_CONNECTION_STATUS MONITORING_STATUS_TRANS MONITORING_STATUS. CC_OPERATION_STATUS.	212122232424
5.1.12 VCONN_MONITORING_CTRL	5		Registe 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7 5.1.8	er description ALERT_STATUS. ALERT_STATUS_MASK_CTRL CC_CONNECTION_STATUS_TRANS CC_CONNECTION_STATUS. MONITORING_STATUS_TRANS MONITORING_STATUS. CC_OPERATION_STATUS. HW_FAULT_STATUS_TRANS	21212223242426
5.1.13 VBUS_MONITORING_RANGE_CTRL	5		Registe 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7 5.1.8 5.1.9	ALERT_STATUS. ALERT_STATUS_MASK_CTRL CC_CONNECTION_STATUS_TRANS CC_CONNECTION_STATUS MONITORING_STATUS_TRANS CC_OPERATION_STATUS. HW_FAULT_STATUS_TRANS HW_FAULT_STATUS	2121222324242627
	5		Registe 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7 5.1.8 5.1.9 5.1.10	ALERT_STATUS. ALERT_STATUS_MASK_CTRL CC_CONNECTION_STATUS_TRANS CC_CONNECTION_STATUS. MONITORING_STATUS_TRANS MONITORING_STATUS CC_OPERATION_STATUS. HW_FAULT_STATUS_TRANS HW_FAULT_STATUS CC_CAPABILITY_CTRL	212122232424262729
5.1.14 RESET_CTRL	5		Registe 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7 5.1.8 5.1.9 5.1.10 5.1.11	Per description ALERT_STATUS ALERT_STATUS_MASK_CTRL CC_CONNECTION_STATUS_TRANS CC_CONNECTION_STATUS MONITORING_STATUS_TRANS MONITORING_STATUS CC_OPERATION_STATUS HW_FAULT_STATUS_TRANS HW_FAULT_STATUS_TRANS CC_CAPABILITY_CTRL CC_VCONN_SWITCH_CTRL	21212223242426272930
	5		Registe 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7 5.1.8 5.1.9 5.1.10 5.1.11 5.1.12	Per description ALERT_STATUS. ALERT_STATUS_MASK_CTRL CC_CONNECTION_STATUS_TRANS CC_CONNECTION_STATUS MONITORING_STATUS_TRANS MONITORING_STATUS. CC_OPERATION_STATUS. HW_FAULT_STATUS_TRANS HW_FAULT_STATUS_TRANS CC_CAPABILITY_CTRL CC_VCONN_SWITCH_CTRL. VCONN_MONITORING_CTRL.	2121222324242627293030



		5.1.15	VBUS_DISCHARGE_TIME_CTRL	32
		5.1.16	VBUS DISCHARGE STATUS	
		5.1.17	VBUS ENABLE STATUS	
		5.1.18	CC POWER MODE CTRL	
		5.1.19	VBUS_MONITORING_CTRL	
6	Star		nfiguration	
	6.1	User-d	defined parameters	
	6.2		It start-up configuration	
7	App			
	7.1		al information	
		7.1.1	Power supplies	
		7.1.2	Connection to MCU or application processor	
	7.2	USB T	ype-C typical applications	
		7.2.1	Source type application	39
		7.2.2	Sink type application	42
		7.2.3	Dual role type application	44
8	Elec	trical cl	haracteristics	
	8.1	Absolu	ute maximum ratings	50
	8.2	Opera	ting conditions	50
	8.3	Electri	cal and timing characteristics	
9	Pacl		formation	
	9.1	•	24 EP - pitch 0.50 mm - (4 x 4 mm) package information	
	9.2		al information	
10			abbreviations	
. •				

Ordering information58

Revision history59

11



List of tables

Table 1.	Pin functions list	. 4
Table 2.	Legend	. 5
Table 3.	I ² C interface pin list	. 6
Table 4.	Debug pin list	. 6
Table 5.	USB data MUX select	. 6
Table 6.	Conditions for V _{BUS} power path assertion in source power role	10
Table 7.	Conditions for V _{BUS} power path assertion in sink power role	
Table 8.	Fault management conditions	13
Table 9.	Orientation and current capability detection in sink power role	
Table 10.	Orientation detection in source power role	
Table 11.	Device address format	
Table 12.	Register address format	
Table 13.	Register data format	
Table 14.	I ² C timing parameters - V _{DD} = 5 V	
Table 15.	Register access legend	
Table 16.	STUSB1600 register map overview	
	ALERT STATUS register	
	ALERT_STATUS_MASK_CTRL register	
Table 19.	CC_CONNECTION_STATUS_TRANS register	
Table 20.	CC_CONNECTION_STATUS register.	
Table 21.	MONITORING STATUS TRANS register	
Table 21.	MONITORING_STATUS register	
Table 23.	CC_OPERATION_STATUS register	
Table 24.	HW_FAULT_STATUS_TRANS register	
Table 25.	HW_FAULT_STATUS register	
Table 26.	CC_CAPABILITY_CTRL register	
Table 27.	CC_VCONN_SWITCH_CTRL register	
Table 28.	VCONN_MONITORING_CTRL register	
Table 29.	VBUS_MONITORING_RANGE_CTRL register	
Table 30.	RESET_CTRL register	
Table 31.	VBUS_DISCHARGE_TIME_CTRL register	
Table 31.	VBUS_DISCHARGE_STATUS register	
Table 33.	VBUS ENABLE STATUS register	
Table 34.	CC_POWER_MODE_CTRL register	
Table 35.	VBUS_MONITORING_CTRL register	
Table 36.	STUSB1600 user-defined parameters and default settings	
Table 37.	Default setting for a source type application.	
Table 38.	Conditions for V _{BUS} power path assertion in source power role	
Table 39.	Source power role with accessory support.	
Table 40.	Default setting for a sink type application	
Table 41.	Conditions for V _{BUS} power path assertion in sink power role	
Table 42.	Sink power role with accessory support	
Table 43.	· · · · · · · · · · · · · · · · · · ·	
	Default setting for a dual role type application	
Table 44.	Conditions for V _{BUS} power path assertion in source power role	
Table 45.	Conditions for V _{BUS} power path assertion in sink power role	
Table 46.	Dual power role with accessory support	
Table 47.	Absolute maximum ratings	
Table 48.	Operating conditions	
Table 49.	Electrical characteristics	
Table 50.	QFN24-EP 4x4 mm package mechanical data	
Table 51.	Thermal information	56

STUSB1600





Table 52.	List of terms and abbreviations	57
Table 53.	Ordering information	58
Table 54.	Document revision history	59

DS11503 - Rev 3 page 64/66



List of figures

Figure 1.	Functional block diagram	. 2
Figure 2.	STUSB1600 pin connections	. 3
Figure 3.	V _{CONN} to CC1 and CC2 power switch protections	13
Figure 4.	Read operation	17
Figure 5.	Write operation	18
Figure 6.	I ² C timing diagram	19
Figure 7.	Implementation example in source type application	39
Figure 8.	Implementation example in sink type application	42
Figure 9.	Implementation example in dual role type application	45
Figure 10.	QFN-24 EP 4x4 mm package outline	55
Figure 11.	QFN24 EP 4x4 mm recommended footprint	56

DS11503 - Rev 3



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS11503 - Rev 3 page 66/66