PD - 95209

International **TOR** Rectifier

IRF7807VD1PbF

- Co-Pack N-channel HEXFET[®] Power MOSFET and Schottky Diode
- · Ideal for Synchronous Rectifiers in DC-DC Converters Up to 5A Output
- Low Conduction Losses
- Low Switching Losses
- · Low Vf Schottky Rectifier
- 100% R_G Tested
- Lead-Free

Description

The FETKY[™] family of Co-Pack HEXFET[®]MOSFETs and Schottky diodes offers the designer an innovative, board space saving solution for switching regulator and power management applications. HEXFET power MOSFETs utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. Combining this technology with International Rectifier's low forward drop Schottky rectifiers results in an extremely efficient device suitable for use in a wide variety of portable electronics applications.

The SO-8 has been modified through a customized leadframe for enhanced thermal characteristics. The SO-8 package is designed for vapor phase, infrared or wave soldering techniques.

Absolute Maximum Ratings

Parameter Symbol Max Units Drain-to-Source Voltage V_{DS} 30 V Gate-to-Source Voltage VGS ±20 Continuous Output Current 25°C 8.3 A I_{D} $(V_{GS} \ge 4.5V)$ 70°C 6.6 Pulsed Drain Current ① 66 DM 25°C 2.5 Power Dissipation ③ PD W 70°C 1.6 Schottky and Body Diode 25°C 3.5 I_F (AV) Average Forward Current @ 70°C 2.2 Junction & Storage Temperature Range T_J, T_{STG} -55 to 150 °C

Thermal Resistance

| Parameter | Symbol | Тур | Max | Units |
|---------------------------------|------------------|-----------------------|-----|-------|
| Maximum Junction-to-Ambient 3 6 | R _{eJA} | R _{0JA} — 50 | | 10044 |
| Maximum Junction-to-Lead 6 | R _{ejl} | | 20 | °C/W |

www.irf.com

FETKY™ MOSFET / SCHOTTKY DIODE



DEVICE CHARACTERISTICS

| | IRF7807VD1 |
|---------------------|------------|
| R _{DS(on)} | 17mΩ |
| Q _G | 9.5nC |
| Q _{sw} | 3.4nC |
| Q _{oss} | 12nC |

1

Electrical Characteristics

| Parameter | Symbol | Min | Тур | Max | Units | Conditions |
|---|---------------------|-----|-----|------|-------|---|
| Drain-Source Breakdown Voltage | BV _{DSS} | 30 | | _ | V | $V_{GS} = 0V, I_{D} = 250 \mu A$ |
| Static Drain-Source On-Resistance | R _{DS(on)} | | 17 | 25 | mΩ | V _{GS} = 4.5V, I _D = 7.0A ② |
| Gate Threshold Voltage | V _{GS(th)} | 1.0 | _ | 3.0 | V | $V_{DS} = V_{GS}, I_{D} = 250 \mu A$ |
| | | | | 100 | μA | $V_{DS} = 30V, V_{GS} = 0V$ |
| Drain-Source Leakage Current | IDSS | | | 20 | μA | $V_{DS} = 24V, V_{GS} = 0V$ |
| | | | | 2.0 | mA | $V_{DS} = 24V, V_{GS} = 0V, T_{J} = 100^{\circ}C$ |
| Gate-Source Leakage Current | I _{GSS} | | - | ±100 | nA | $V_{GS} = \pm 20V$ |
| Total Gate Charge* | Q _G | - | 9.5 | 14 | | |
| Pre-Vth Gate-Source Charge | Q _{GS1} | | 2.3 | _ | | $V_{DS} = 4.5V$ |
| Post-Vth Gate-Source Charge | Q _{GS2} | | 1.0 | _ | | |
| Gate-to-Drain Charge | Q _{GD} | | 2.4 | — | nC | $I_{D} = 7.0A$ $V_{DS} = 16V$ |
| Switch Charge (Q _{gs2} + Q _{gd}) | Q _{SW} | | 3.4 | 5.2 | | |
| Output Charge* | Q _{OSS} | | 12 | 16.8 | | $V_{DS} = 16V, V_{GS} = 0$ |
| Gate Resistance | R _G | 0.9 | | 2.8 | Ω | |
| Turn-On Delay Time | t _{d(on)} | | 6.3 | | | $V_{DD} = 16V, I_D = 7.0V$ |
| Rise Time | t _r | | 1.2 | | | $V_{GS} = 5V, R_G = 2\Omega$ |
| Turn-Off Delay Time | t _{d(off)} | | 11 | — | ns | Resistive Load |
| Fall Time | t _f | | 2.2 | | | |

Diode Characteristics

| Parameter | Symbol | Min | Тур | Max | Units | Conditions |
|---------------------------|-----------------|-----|-----|------|-------|--|
| Diode Forward Voltage | V _{SD} | — | | 0.5 | V | $T_J = 25^{\circ}C, I_S = 1.0A, V_{GS} = 0V^{\circ}$ |
| | | | | 0.39 | | $T = 125^{\circ}C, I_S = 1.0A, V_{GS} = OV \textcircled{O}$ |
| Reverse Recovery Time @ | t _{rr} | | 51 | | ns | di/dt = 700A/ μ s V _{DD} = 16V, V _{GS} = 0V, I _D = 15A |
| Reverse Recovery Charge @ | Q _{rr} | | 51 | | nC | $\label{eq:TJ} \begin{split} T_{J} &= 25^{\circ}\text{C}, \ I_{S} = 7.0\text{A} \ , V_{\text{DS}} = 16\text{V} \\ \text{di/dt} &= 100\text{A}/\mu\text{s} \end{split}$ |

- Notes:Repetitive rating; pulse width limited by max. junction temperature.@ Pulse width $\leq 400 \ \mu$ s; duty cycle $\leq 2\%$.@ When mounted on 1 inch square copper board@ 50% Duty Cycle, Rectangular@ Typical values of $R_{DS}(on)$ measured at $V_{GS} = 4.5V$, Q_G , Q_{SW} and Q_{OSS} measured at $V_{GS} = 5.0V$, $I_F = 7.0A$.@ R_θ is measured at T_J approximately 90°C*Device are 100% tested to these parameters.

International

IRF7807VD1PbF

Power MOSFET Selection for DC/DC Converters

Control FET

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the $R_{ds(on)}$ of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by;

$$P_{loss} = \left(I_{rms}^{2} \times R_{ds(on)}\right) \\ + \left(I \times \frac{Q_{gd}}{i_{g}} \times V_{in} \times f\right) + \left(I \times \frac{Q_{gs2}}{i_{g}} \times V_{in} \times f\right) \\ + \left(Q_{g} \times V_{g} \times f\right) \\ + \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right)$$

This simplified loss equation includes the terms Q_{gs2} and Q_{max} which are new to Power MOSFET data sheets.

and Q_{oss} which are new to Power MOSFET data sheets. Q_{gs2} is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements, Q_{gs1} and Q_{gs2} , can be seen from Fig 1.

 $\rm Q_{gs2}$ indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached (t1) and the time the drain current rises to $\rm I_{dmax}$ (t2) at which time the drain voltage begins to change. Minimizing $\rm Q_{gs2}$ is a critical factor in reducing switching losses in Q1.

 Q_{oss} is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure 2 shows how Q_{oss} is formed by the parallel combination of the voltage dependant (nonlinear) capacitance's C_{ds} and C_{dg} when multiplied by the power supply input buss voltage.

www.irf.com



Figure 1: Typical MOSFET switching waveform

Synchronous FET

The power loss equation for Q2 is approximated by;

$$P_{loss} = P_{conduction} + P_{drive} + P_{output}^{*}$$

$$P_{loss} = \left(I_{rms}^{2} \times R_{ds(on)}\right)$$

$$+ \left(Q_{g} \times V_{g} \times f\right)$$

$$+ \left(\frac{Q_{axx}}{2} \times V_{in} \times f\right) + \left(Q_{rr} \times V_{in} \times f\right)$$

*dissipated primarily in Q1.

International

For the synchronous MOSFET Q2, $R_{ds(on)}$ is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge Q_{oss} and reverse recovery charge Q_{rr} both generate losses that are transfered to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and V_{in} . As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current . The ratio of Q_{gd}/Q_{gs1} must be minimized to reduce the potential for Cdv/dt turn on.

Spice model for IRF7807V can be downloaded in machine readable format at www.irf.com.





Typical Mobile PC Application

The performance of these new devices has been tested in circuit and correlates well with performance predictions generated by the system models. An advantage of this new technology platform is that the MOSFETs it produces are suitable for both control FET and synchronous FET applications. This has been demonstrated with the 3.3V and 5V converters. (Fig 3 and Fig 4). In these applications the same MOSFET IRF7807V was used for both the control FET (Q1) and the synchronous FET (Q2). This provides a highly effective cost/performance solution.





International **TOR** Rectifier



Fig 5. Normalized On-Resistance Vs. Temperature

Fig 7. On-Resistance Vs. Gate Voltage









Fig 8. Typical Reverse Output Characteristics

www.irf.com

5

5



Figure 9. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient



Fig 10. Typical Gate Charge Vs. Gate-to-Source Voltage

www.irf.com



MOSFET , Body Diode & Schottky Diode Characteristics



Forward Voltage Drop - V F (V)

International

SO-8 Package Outline

Dimensions are shown in milimeters (inches)



SO-8 Part Marking Information (Lead-Free)



www.irf.com

SO-8 Tape and Reel

Dimensions are shown in milimeters (inches)



NOTES: 1. CONTROLLING DIMENSION : MILLIMETER. 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES). 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES : 1. CONTROLLING DIMENSION : MILLIMETER. 2. OUTLINE CONFORMS TO EIA-481 & EIA-541.

> Data and specifications subject to change without notice. This product has been designed and qualified for the Consumer market. Qualifications Standards can be found on IR's Web site.

> > International **ICR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information.11/04 www.irf.com 9