

**General Description**


- Latest Trench Power AlphaMOS ( $\alpha$ MOS MV) technology
- Very Low  $R_{DS(ON)}$
- Low Gate Charge
- Optimized for fast-switching applications
- RoHS and Halogen-Free Compliant

**Application**


- Synchronous rectification in DC/DC and AC/DC converters
- Isolated DC/DC Converters in Telecom and Industrial

**Product Summary**

$V_{DS}$	100V
$I_D$ (at $V_{GS}=10V$ )	23A
$R_{DS(ON)}$ (at $V_{GS}=10V$ )	< 24mΩ
$R_{DS(ON)}$ (at $V_{GS}=4.5V$ )	< 32mΩ

 100% UIS Tested  
 100%  $R_g$  Tested


Top View



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AON7292	DFN 3.3x3.3	Tape & Reel	3000

**Absolute Maximum Ratings  $T_A=25^\circ C$  unless otherwise noted**

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current	$I_D$	23	A
$T_C=100^\circ C$		15	
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	45	
Continuous Drain Current	$I_{DSM}$	9	A
$T_A=70^\circ C$		7	
Avalanche Current <sup>C</sup>	$I_{AS}$	14	A
Avalanche energy L=0.1mH <sup>C</sup>	$E_{AS}$	10	mJ
$V_{DS}$ Spike	$V_{SPIKE}$	120	V
Power Dissipation <sup>B</sup>	$P_D$	28	W
$T_C=100^\circ C$		11	
Power Dissipation <sup>A</sup>	$P_{DSM}$	4.1	W
$T_A=70^\circ C$		2.6	
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	°C

**Thermal Characteristics**

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup> $t \leq 10s$	$R_{\theta JA}$	25	30	°C/W
Maximum Junction-to-Ambient <sup>AD</sup> Steady-State		50	60	°C/W
Maximum Junction-to-Case Steady-State	$R_{\theta JC}$	3.7	4.5	°C/W

**Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	100			V
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS}=100\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$		1	5	$\mu\text{A}$
$I_{GSS}$	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm20\text{V}$			$\pm100$	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.6	2.1	2.6	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=9\text{A}$ $T_J=125^\circ\text{C}$		20	24	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=7\text{A}$		38	46	$\text{m}\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS}=5\text{V}, I_D=9\text{A}$		32		S
$V_{SD}$	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.72	1	V
$I_S$	Maximum Body-Diode Continuous Current				23	A
<b>DYNAMIC PARAMETERS</b>						
$C_{iss}$	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=50\text{V}, f=1\text{MHz}$		1170		pF
$C_{oss}$	Output Capacitance			90		pF
$C_{rss}$	Reverse Transfer Capacitance			8		pF
$R_g$	Gate resistance	f=1MHz	0.3	0.65	1.0	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=50\text{V}, I_D=9\text{A}$		17	25	nC
$Q_g(4.5\text{V})$	Total Gate Charge			8	15	nC
$Q_{gs}$	Gate Source Charge			3		nC
$Q_{gd}$	Gate Drain Charge			3.5		nC
$t_{D(\text{on})}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=50\text{V}, R_L=5.55\Omega, R_{\text{GEN}}=3\Omega$		5		ns
$t_r$	Turn-On Rise Time			3		ns
$t_{D(\text{off})}$	Turn-Off Delay Time			21		ns
$t_f$	Turn-Off Fall Time			3		ns
$t_{rr}$	Body Diode Reverse Recovery Time	$I_F=9\text{A}, dI/dt=500\text{A}/\mu\text{s}$		24		ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	$I_F=9\text{A}, dI/dt=500\text{A}/\mu\text{s}$		110		nC

A. The value of  $R_{\text{JJA}}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The Power dissipation  $P_{\text{DSM}}$  is based on  $R_{\text{JJA}} \leq 10\text{s}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ . The value in any given application depends on the user's specific board design.

B. The power dissipation  $P_D$  is based on  $T_{J(\text{MAX})}=150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature  $T_{J(\text{MAX})}=150^\circ\text{C}$ .

D. The  $R_{\text{JJA}}$  is the sum of the thermal impedance from junction to case  $R_{\text{JJC}}$  and case to ambient.







E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(\text{MAX})}=150^\circ\text{C}$ . The SOA curve provides a single pulse rating.






G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ .

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Figure 1: On-Region Characteristics (Note E)**

**Figure 2: Transfer Characteristics (Note E)**

**Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)**

**Figure 4: On-Resistance vs. Junction Temperature (Note E)**

**Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)**

**Figure 6: Body-Diode Characteristics (Note E)**

### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**


Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)







Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)

**Gate Charge Test Circuit & Waveform**

**Resistive Switching Test Circuit & Waveforms**

**Unclamped Inductive Switching (UIS) Test Circuit & Waveforms**

**Diode Recovery Test Circuit & Waveforms**
