

www.ti.com

SLLA275C - APRIL 2008 - REVISED FEBRUARY 2010

IEEE 1394a-2000 CONSUMER ELECTRONICS SOLUTION Data Sheet Extract, Rev 1.2

FEATURES

- IEEE 1394 Features
 - Integrated 400/200/100-Mbps 2-Port/3-Port PHY
 - Compliant to IEEE Std 1394-1995 and IEEE Std 1394a-2000
 - Supports Bus Manager Functions and Automatic 1394 Self-ID Verification
 - Separate Asynchronous ACK Buffers
 Decrease ACK-Tracking Burden on External
 CPU
- DTCP and AES Encryption Support for MPEG-DVB and DSS(TSB43EA42/43 and TSB43EC42/43 Only)
 - DTCP Encryption Support on IEEE Std 1394 Bus
 - AES128 Encryption Support on HSDI Path (TSB43EC42/43 Only)
 - Support for up to Two Encrypted/Decrypted
 Streams at One Time
 - Full or Restricted AKE Performed With Hardware Assist
 - Secure Loading of DTCP and AES128
 Information Using External CPU Interface
 - Localization Support Compliant With DTCP Draft Revision 1.51
- Video Interfaces
 - Two Configurable High-Speed Data Ports for Video Data
 - One Port Configurable As Parallel Or Serial
 - One Port Serial Only
 - Pass-Through Modes for HSDI0 and HSDI1
 - Packet Insertion Two Insertion Buffers per HSDI for PAT, PMT, SIT, and DIT Packets
 - PID Filtering (32 PID Filters per HSDI Port)

- External CPU Interfaces
 - Motorola 68K-Style 16-Bit Asynchronous Interface
 - SRAM-Like 16-Bit Asynchronous Interface
 - PCI Interface (33 MHz) Compliant to PCI Specification Version 3.0 (Supports PCI Slave and Master Function)
- DMA
 - Higher Asynchronous Throughput With DMA Hardware Enhancements (Available in PCI Mode Only)
 - Internal DMA Controller Asynchronous, Asynchronous Stream TX/RX
 - General DMA
 - Auto Response DMA for SBP2 Transactions
- Data Buffers
 - 2 x 4K-Byte Isochronous Buffers for Video Data
 - 2 x 2K-Byte Asynchronous/Asynchronous Stream Transmit Buffers
 - 2 x 2K-Byte Asynchronous/Asynchronous Stream Receive Buffers
 - 1 x 1K-Byte Self-ID Buffer
 - Insertion Buffers for MPEG-DVB/DSS Packet Insertion
 - Programmable Data/Space Available Indicators for Buffer Flow Control



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLA275C - APRIL 2008 - REVISED FEBRUARY 2010



- Hardware Packet Formatting Standards
 - IEC61883-1 (General)
 - IEC61883-2 (SD-DVCR)
 - IEC61883-4 (MPEG2-TS)
 - IEC61883-7 (ITU-R BO.1294 System B) DSS
 - Generic 61883 Mode
 - Asynchronous Packets
 - Asynchronous Streams
 - PHY Packets (Including Self-IDs)
 - MPEG4 Supported Under IEC61883-4 (No New Requirement for MPEG4 Over IEEE Std 1394)

- Additional Features
 - JTAG Interface to Support Post-Assembly Scan of Device I/O – Boundary Scan
 - Unique "Binding" Method Protects Sensitive Data on the Circuit Board Traces at the External CPU Interface
 - Unique "EMI-AES Binding" Method Prevents Protected Data From Being Transmitted in the Clear

DESCRIPTION

The TSB43Ex42/43 is high-performance consumer electronics IEEE 1394 link layer and integrated physical layer devices designed for digitally interfacing advanced video consumer electronics applications. It supports formatting and transmission of IEC61883 data, including IEC61883-1 (general), IEC61883-2 (SD-DVCR), IEC61883-4 (MPEG2-TS), and IEC61883-7 (ITU-R BO.1294 SystemB-DSS). The TSB43Ex42/43 also supports standard IEEE 1394 data types, such as asynchronous, asynchronous streams, and PHY packets.

The TSB43EAxx/ECxx version incorporates DTCP (M6) baseline per the DTLA (5C) specification to support transmit and receive of up to two MPEG2 transport streams with encryption and decryption. The TSB43EAxx/ECxx version also includes hardware acceleration for content key generation.

The TSB43EBxx series are identical to the TSB43EAxx/ECxx series without implementation of the encryption/decryption features. The TSB43EB42/43 devices allow customers that do not require the encryption/decryption features to incorporate the TSB43Ex42/43 function without becoming DTLA licensees.

The TSB43Ex42/43 features an integrated 2-port/3-port PHY. The PHY operates at 100 Mbps, 200 Mbps, or 400 Mbps. They follow all requirements as stated in the IEEE 1394-1995 and IEEE 1394a-2000 standards.

NOTE

Designing with this device may require extensive support. Before incorporating this device into a design, customers should contact TI or an Authorized TI Distributor.

ORDERING NUMBER	AVAILABILITY	NUMBER OF PHY PORTS	5C/Non-5C	VOLTAGE	PACKAGE	PACKAGE TYPE ⁽³⁾
TSB43EA42	Available	2	5C only	3.3 V/1.5 V	BGA 144	ZGU
TSB43EB42	Available	2	Non-5C	3.3 V/1.5 V	BGA 144	ZGU
TSB43EC42	Available	2	5C + AES	3.3 V/1.5 V	BGA 144	ZGU
TSB43EB43	To be released	3	Non-5C	3.3 V/1.5 V	BGA 144	ZGU
TSB43EA43	To be released	3	5C only	3.3 V/1.5 V	BGA 144	ZGU
TSB43EC43	To be released	3	5C + AES	3.3 V/1.5 V	BGA 144	ZGU

ORDERING INFORMATION⁽¹⁾⁽²⁾

(1) The devices in the shaded rows are available for order. Other devices are scheduled to be released.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(3) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

TSB43Ex4x

SLLA275C - APRIL 2008 - REVISED FEBRUARY 2010



NOTE: Blocks with checked/shaded pattern are available only in selected versions of the device.



EXAS

INSTRUMENTS

BLOCK DIAGRAM

SLLA275C - APRIL 2008 - REVISED FEBRUARY 2010



DISCLAIMER

Any operations not described by this data manual are undefined. TI is not responsible for the results if the user operates TSB43Ex42/43 in a manner not described by this document.

Operating Voltage⁽¹⁾

		MIN	MAX	UNIT
On existing violations	Nominal voltage = 1.5 V	1.35	1.65	V
Operating voltage	Nominal voltage = 3.3 V	3	3.6	V

(1) I/Os are not 5-V tolerant (including PCI interface)

Operating Temperature

		MIN	MAX	UNIT
Operating embient temperature	Commercial		70	°C
Operating ambient temperature	Industrial (To be released)	-40	85	°C
Storage temperature		-65	150	°C



www.ti.com

APPLICATION INFORMATION

In an HDTV application (see Figure 1), the TSB43EC42/43 receives the MPEG2 transport stream, decrypts it using the M6 cipher, and outputs it to the application over the HSDI port AES encrypted. The MPEG2 demux and decode device separates the audio and video streams, decodes them, and outputs the 2-channel audio to an audio DAC for listening and the video to an NTSC/PAL encoder for display.

The HDTV receives on-screen display (OSD) information from the video source, such as a set-top box, using the EIA775 standard. The system processor receives the OSD data through the TSB43EC42/43 asynchronous receive buffer. The system graphics controller controls the OSD and mixes it with the video data for display.



Figure 1. TSB43EC42/43 in HDTV Application



www.ti.com

SLLA275C - APRIL 2008 - REVISED FEBRUARY 2010

In a set-top box application (see Figure 2), the set-top box receives the MPEG2 transport stream from either satellite or cable sources. The MPEG2 transport stream is input to the TSB43EC42/43 HSDI port in AES encrypted format. The TSB43EC42/43 decrypts the packets received over the HSDI port, performs any PID filtering or packet insertion, encrypts the stream using M6 cipher, and transmits the stream over IEEE 1394.

The set-top box also creates on screen display (OSD) graphics to transmit to the sink device. The system inputs the OSD data to the TSB43EC42/43 asynchronous transmit buffer. The TSB43EC42/43 transmits the OSD using asynchronous packets to the sink device.



Figure 2. TSB43EC42/43 in STB Application



SLLA275C - APRIL 2008 - REVISED FEBRUARY 2010

www.ti.com

REVISION HISTORY

Version	Date	Notes
1.0 - Released	Apr-08	Initial release
1.1	Oct-08	Corrections in device name references.
		Updated availability status of TSB43EC42 in section 4.2 Packet size/ordering information.
		Updated 4.4 operating temperature section
1.2	Jan-10	Updated availability status of TSB43EA42 in Ordering Information.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated