MOSFET - Power, Single N-Channel, TOLL

NTBLS1D5N08MC 80 V, 1.53 mΩ, 298 A

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- Lowers Switching Noise/EMI
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Power Tools, Battery Operated Vacuums
- UAV/Drones, Material Handling
- BMS/Storage, Home Automation

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	80	V
Gate-to-Source Voltage	Э		V_{GS}	±20	V
Continuous Drain Current R _{θJC} (Note 2)	Steady	$T_C = 25^{\circ}C$	Ι _D	298	Α
Power Dissipation $R_{\theta JC}$ (Note 2)	State	$T_C = 25^{\circ}C$	P _D	250	W
$\begin{array}{c} \text{Continuous Drain} \\ \text{Current R}_{\theta JA} \\ \text{(Notes 1, 2)} \end{array}$	Steady State	T _A = 25°C	I _D	32	Α
Power Dissipation $R_{\theta JA}$ (Notes 1, 2)	State	T _A = 25°C	P _D	2.9	W
Pulsed Drain Current	$T_A = 25$	°C, t _p = 10 μs	I _{DM}	4487	Α
Operating Junction and Storage Temperature Range			T _J , T _{stg}	-55 to +150	°C
Source Current (Body Diode)			IS	192	Α
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 31 A, L = 3 mH)			E _{AS}	1441	mJ
Lead Temperature Soldering Reflow for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{ heta JC}$	0.5	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	43	


- 1. Surface-mounted on FR4 board using a 1 in² pad size, 1 oz. Cu pad.
- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.



ON Semiconductor®

www.onsemi.com


V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX	
80 V	1.53 mΩ @ 10 V	298 A	
80 V	3.7 mΩ @ 6 V	230 A	





TOLL CASE 100CU

MARKING DIAGRAM



NTBLS1D5N08MC = Specific Device Code

A = Assembly Location

Y = Year WW = Work Week ZZ = Lot Traceability

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

Table 1. ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Cond	itions	Min	Тур	Max	Units
OFF CHARACTERISTICS	•						
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	I _D = 250 μA, \	/ _{GS} = 0 V	80	_	_	V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	I _D = 250 μA, re	ef to 25°C	-	78	-	mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 80 V, V _{GS} = 0 V	$T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$	-	-	1 100	μΑ μΑ
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V, } V_{G}$		_	_	±100	nA
ON CHARACTERISTICS (Note 3)		30 . 0	<u> </u>		<u> </u>		
Gate Threshold Voltage	V _{GS(th)}	$V_{GS} = V_{DS}, I_{D}$	= 710 μΑ	2.0	3.0	4.0	V
Negative Threshold Temperature Coefficient	V _{GS(th)} /T _J	I _D = 710 μA, re		_	-8.3	_	mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I	_D = 80 A	_	1.30	1.53	mΩ
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 6 V, I _E	o = 63 A	_	2.0	3.7	mΩ
Forward Transconductance	9 _{FS}	V _{DS} = 5 V, I _E	o = 80 A	_	220	_	S
Gate-Resistance	R_{G}	T _A = 25	i°C	-	0.7	_	Ω
CHARGES & CAPACTIANCES	•			1		ı	
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 40 V, f = 1 MHz		_	8170	_	pF
Output Capacitance	C _{oss}			-	3025	_	pF
Reverse Transfer Capacitance	C _{rss}			-	82	_	pF
Total Gate Charge	Q _{G(tot)}	$V_{GS} = 10 \text{ V}, V_{DS} = 40 \text{ V},$ $I_{D} = 80 \text{ A}$		-	111	_	nC
Threshold Gate Charge	Q _{G(th)}			-	22	_]
Gate-to-Source Charge	Q_{gs}			_	35	_	
Gate-to-Drain Charge	Q_{gd}			_	23	_	
Output Charge	Q _{oss}			_	166	_	
Sync Charge	Q _{sync}			_	94	_	
Plateau Voltage	V_{P}			_	5	_	V
SWITCHING CHARACTERISTICS, $V_{GS} = 10$	V (Note 3)						
Turn-On Delay Time	t _{d(on)}	$V_{GS} = 10 \text{ V}, V_{I}$	os = 40 V,	_	38	_	ns
Rise Time	t _r	$I_D = 80 \text{ A, R}$	G = ρ 73	-	34	-	ns
Turn-Off Delay Time	t _{d(off)}			-	74	_	ns
Fall Time	t _f			-	37	_	ns
DRAIN-SOURCE DIODE CHARACTERISTI	cs						
Forward Diode Voltage	V_{SD}	I _S = 80 A, V _{GS} = 0 V	$T_J = 25^{\circ}C$	-	8.0	1.3	V
		I _S = 80 A, V _{GS} = 0 V	T _J = 125°C	-	0.7	_	V
Reverse Recovery Time	t _{rr}	I _F = 40 A, di/dt	= 300 A/μs	-	19	_	nS
Reverse Recovery Charge	Q _{rr}	1		_	42	_	nC
Reverse Recovery Time	t _{rr}	I _F = 40 A, di/dt = 1000 A/μs		-	17	_	nS
Reverse Recovery Charge	Q _{rr}			_	121	_	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Switching characteristics are independent of operating junction temperatures

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. R_{DS(on)} Normalized vs. I_D




Figure 3. R_{DS(on)} vs. Junction Temperature




Figure 4. On-Resistance vs. Gate-to-Source Voltage




Figure 5. Drain Current vs. Gate-to-Source Voltage





Figure 6. Reverse Drain Current vs. Body Diode Forward Voltage

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 13. Transient Thermal Impedance

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NTBLS1D5N08MC	NTBLS 1D5N08MC	M0-299A (Pb-Free)	2000 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






H-PSOF8L 11.68x9.80 CASE 100CU **ISSUE C**

DATE 22 MAY 2023






LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

SEE DETAIL "B" Α1 eee C FRONT VIEW

SCALE: 2X SEATING PLANE С DETAIL "B"

SCALE: 2X



BOTTOM VIEW

DETAIL "A"

- 1. PACKAGE STANDARD REFERENCE: JEDEC MO-299, ISSUE A. 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 3. CONTROLLING DIMENSION: MILLIMETERS. 4. COPLANARITY APPLIES TO THE EXPOSED WELL AS THE
- 5. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- 6. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE
- LOWEST POINT ON THE PACKAGE BODY.

DIM	MILLIMETERS			
Diw	MIN.	NOM.	MAX.	
Α	2.20	2.30	2.40	
A1	1.70	1.80	1.90	
b	0.70	0.80	0.90	
b1	9.70	9.80	9.90	
b2	0.35	0.45	0.55	
С	0.40	0.50	0.60	
c1	0.10	_	_	
D	10.28	10.38	10.48	
D/2	5.09	5.19	5.29	
D1	10.98	11.08	11.18	
D2	3.20	3.30	3.40	
D3	2.60	2.70	2.80	
D4	4.45	4.55	4.65	
D5	3.20	3.30	3.40	
D6	0.55	0.65	0.75	
E	9.80	9.90	10.00	
E1	7.30	7.40	7.50	
E2	0.30	0.40	0.50	
E3	9.36	9.46	9.56	

MILLIMETERS MIN. NOM. MAX. E4 8.20 8.30 8.40 E5 7.40 7.50 7.60 E6 1.10 1.20 1.30 e 1.20 BSC 8.00 BSC e1 8.40 BSC 5.41 5.74 H 11.58 11.68 11.78 H1 7.15 BSC 5.4 5.94 H1 7.15 BSC 1.0 2.10 L1 0.60 0.70 0.80 L2 0.50 0.60 0.70 L3 0.70 0.80 0.90 Θ 0° — 12° aaa 0.20 5 bbb 0.25 5 ccc 0.20 c ddd 0.20 c					
MIN. NOM. MAX. E4 8.20 8.30 8.40 E5 7.40 7.50 7.60 E6 1.10 1.20 1.30 e 1.20 BSC 880 880 e1 8.40 BSC 880 880 H 11.58 11.68 11.78 H/2 5.74 5.84 5.94 H1 7.15 BSC 2.00 2.10 L1 0.60 0.70 0.80 L2 0.50 0.60 0.70 L3 0.70 0.80 0.90 Θ 0° — 12° aaa 0.20 0.25 ccc 0.20 0.20	DIM	MILLIMETERS			
E5 7.40 7.50 7.60 E6 1.10 1.20 1.30 e 1.20 BSC - e/2 0.60 BSC - e1 8.40 BSC - H 11.58 11.68 11.78 H/2 5.74 5.84 5.94 H1 7.15 BSC - - L 1.90 2.00 2.10 L1 0.60 0.70 0.80 L2 0.50 0.60 0.70 L3 0.70 0.80 0.90 Θ 0° — 12° aaa 0.20 0.25 ccc 0.20 0.20 ddd 0.20 0.20	5	MIN.	NOM.	MAX.	
E6 1.10 1.20 1.30 e 1.20 BSC e/2 0.60 BSC e1 8.40 BSC e/1 8.40 BSC H 11.58 11.68 11.78 H/2 5.74 5.84 5.94 H1 7.15 BSC C L 1.90 2.00 2.10 L1 0.60 0.70 0.70 L2 0.50 0.60 0.70 L3 0.70 0.80 0.90 Θ 0° — 12° aaa 0.20 0.25 ccc 0.20 0.20 ddd 0.20 0.20	E4	8.20	8.30	8.40	
e 1.20 BSC e/2 0.60 BSC e1 8.40 BSC H 11.58 11.68 11.78 H/2 5.74 5.84 5.94 H1 7.15 BSC L 1.90 2.00 2.10 L1 0.60 0.70 0.80 L2 0.50 0.60 0.70 L3 0.70 0.80 0.90 Θ 0° — 12° aaa 0.20 bbb 0.25 ccc 0.20 ddd 0.20	E5	7.40	7.50	7.60	
e/2 0.60 BSC e1 8.40 BSC H 11.58 11.68 11.78 H/2 5.74 5.84 5.94 H1 7.15 BSC L 1.90 2.00 2.10 L1 0.60 0.70 0.80 0.80 L2 0.50 0.60 0.70 0.80 L3 0.70 0.80 0.90 0.90 0.90 0.90 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20	E6	1.10	1.20	1.30	
e1 8.40 BSC H 11.58 11.68 11.78 H/2 5.74 5.84 5.94 H1 7.15 BSC L 1.90 2.00 2.10 L1 0.60 0.70 0.80 L2 0.50 0.60 0.70 L3 0.70 0.80 0.90 Θ 0° 12° aaa 0.20 bbb 0.25 ccc 0.20 ddd 0.20	е		1.20 BSC	;	
H 11.58 11.68 11.78 H/2 5.74 5.84 5.94 H1 7.15 BSC L 1.90 2.00 2.10 L1 0.60 0.70 0.80 0.20 L3 0.70 0.80 0.90 Θ 0° — 12° aaa 0.20	e/2	(0.60 BSC	;	
H/2 5.74 5.84 5.94 H1 7.15 BSC L 1.90 2.00 2.10 L1 0.60 0.70 0.80 L2 0.50 0.60 0.70 L3 0.70 0.80 0.90 Θ 0° — 12° aaa 0.20 bbb 0.25 ccc 0.20 ddd 0.20	e1	5	3.40 BSC	;	
H1 7.15 BSC L 1.90 2.00 2.10 L1 0.60 0.70 0.80 L2 0.50 0.60 0.70 L3 0.70 0.80 0.90 Θ 0° — 12° aaa 0.20 bbb 0.25 ccc 0.20 ddd 0.20	Н	11.58	11.68	11.78	
L 1.90 2.00 2.10 L1 0.60 0.70 0.80 L2 0.50 0.60 0.70 L3 0.70 0.80 0.90 Θ 0° — 12° aaa 0.20 bbb 0.25 ccc 0.20 ddd 0.20	H/2	5.74	5.84	5.94	
L1 0.60 0.70 0.80 L2 0.50 0.60 0.70 L3 0.70 0.80 0.90 Θ 0° — 12° aaa 0.20 bbb 0.25 ccc 0.20 ddd 0.20	H1		7.15 BSC	;	
L2 0.50 0.60 0.70 L3 0.70 0.80 0.90 Θ 0° — 12° aaa 0.20 bbb 0.25 ccc ccc 0.20 ddd	L	1.90	2.00	2.10	
L3 0.70 0.80 0.90 Θ 0° — 12° aaa 0.20 bbb 0.25 ccc 0.20 ddd 0.20	L1	0.60	0.70	0.80	
Θ 0° — 12° aaa 0.20 bbb 0.25 ccc 0.20 ddd 0.20	L2	0.50	0.60	0.70	
aaa 0.20 bbb 0.25 ccc 0.20 ddd 0.20	L3	0.70	0.80	0.90	
bbb 0.25 ccc 0.20 ddd 0.20	θ	0°	_	12°	
ccc 0.20 ddd 0.20	aaa		0.20		
ddd 0.20	bbb		0.25		
	ccc	0.20			
eee 0.10	ddd	0.20			
	eee	0.10			

GENERIC MARKING DIAGRAM*

AYWWZZ XXXXXXX XXXXXXX

Α = Assembly Location

= Year

WW = Work Week

= Assembly Lot Code ZΖ XXXX = Specific Device Code *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13813G	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	H-PSOF8L 11.68x9.80		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales